
Low Voltage Full Bridge Brushless DC Motor Driver with Hall Commutation and Soft Switching, and Reverse Battery, Short Circuit, and Thermal Shutdown Protection

This device is in production, however, it has been deemed Pre-End of Life. The product is approaching end of life. Within a minimum of 6 months, the device will enter its final, Last Time Buy, order phase.

Date of status change: January 30, 2012

Recommended Substitutions:

For existing customer transition, and for new customers or new applications, contact Allegro Sales.

NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.


Low Voltage Full Bridge Brushless DC Motor Driver with Hall Commutation and Soft Switching, and Reverse Battery, Short Circuit, and Thermal Shutdown Protection

Features and Benefits

- Low voltage operation
- Reverse voltage protection on VDD and $\overline{\text{SLEEP}}$ pins
- Output short circuit and thermal shutdown protections
- Soft switching algorithm to reduce audible switching noise and EMI interference
- Unidirectional working mode provides motor rotation in one direction
- Hall chopper stabilization technique for precise signal response over operating range
- Sleep mode pin allowing external logic signal enable/disable to reduce average power consumption
- Antistall feature guarantees continuous rotation
- Low current consumption sleep mode
- Single-chip solution for high reliability
- Miniature MLP/DFN package

Package: 6 pin MLP/DFN (suffix EW)

1.5 mm × 2 mm, 0.40 mm maximum overall height



Approximate scale



Description


The A1442 is a full-bridge motor driver designed to drive low-voltage, brushless DC motors. Commutation of the motor is achieved by use of a single Hall element to detect the rotational position of an alternating-pole ring magnet. A high-density CMOS semiconductor process allows the integration of all the necessary electronics. This includes the Hall element, the motor control circuitry, and the full output bridge. Low-voltage design techniques have been employed to achieve full device functionality down to low V_{DD} values. This fully integrated single chip solution provides enhanced reliability (including reverse battery protection and output short circuit protection) and eliminates the need for any external support components.

The A1442 employs a soft-switching algorithm to reduce audible switching noise and EMI interference. A micropower sleep mode can be enabled by an external signal, to reduce current consumption for battery management in portable electronic devices. This feature allows the removal of a FET transistor for switching the device on and off.

The A1442 is optimized for vibration motor applications in cellular phones, pagers, electronic toothbrushes, hand-held video game controllers, and low power fan motors.

The small package outline and low profile make this device ideally suited for use in applications where printed circuit board area and component headroom are at a premium. It is available in a lead (Pb) free, 6 pin MLP/DFN microleadframe package, with an exposed pad for enhanced thermal dissipation.

Functional Block Diagram



Selection Guide

Part Number	Package ¹	Packing
A1442EEWLT-P ²	MLP/DFN 1.5 mm × 2 mm, 0.4 mm maximum overall height	3000 pieces / 7 in. reel




¹Contact Allegro® for additional packing options.

²Allegro products sold in DFN package types are not intended for automotive applications.

Absolute Maximum Ratings

Characteristic	Symbol	Notes	Rating	Units
Forward Supply Voltage	V_{DD}		5.0	V
Reverse Supply Voltage	V_{RDD}		-5.0	V
Output Voltage	V_{OUT}	$V_{DD} > 0 V$	0 to $V_{DD} + 0.3$	V
Reverse Output Voltage	V_{ROUT}	$V_{DD} > 0 V$	-0.3	V
\overline{SLEEP} Input Voltage	V_{IN}		0 to $V_{DD} + 0.3$	V
Peak Output Current	I_{OUTpk}	< 1 ms	±400	mA
Operating Ambient Temperature	T_A	Range E	-40 to 85	°C
Junction Temperature	$T_{J(max)}$		165	°C
Storage Temperature	T_{stg}		-65 to 165	°C

Pin-out Diagram**Terminal List Table**

Pin	Name	Function
1	VDD	Supply voltage
2	\overline{SLEEP}	Toggle sleep/enabled modes
3	NC	No connection
4	GND	Ground
5	VOUT1	First output
6	VOUT2	Second output

OPERATING CHARACTERISTICS valid over the full V_{DD} and T_A range unless otherwise noted

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Units
Supply Voltage ¹	V_{DD}	Operating, $T_J < T_J(\text{max})$; $C_{BYP} = 0.1 \mu\text{F}$	2.0	–	4.2	V
Supply Current	$I_{DD(\text{ON})}$	$V_{IN} > V_{INH1}$, $T_A = 25^\circ\text{C}$, no load	–	4	6	mA
		$V_{IN} < V_{INLO}$, $T_A = 25^\circ\text{C}$	–	–	10	μA
Total Output On Resistance ^{2,3}	$R_{DS(\text{on})}$	$V_{DD} = 2 \text{ V}$, $I_{OUT} = 70 \text{ mA}$, $T_A = 25^\circ\text{C}$	–	3.9	–	Ω
		$V_{DD} = 3 \text{ V}$, $I_{OUT} = 70 \text{ mA}$, $T_A = 25^\circ\text{C}$	–	2.6	–	Ω
		$V_{DD} = 4 \text{ V}$, $I_{OUT} = 70 \text{ mA}$, $T_A = 25^\circ\text{C}$	–	2.2	–	Ω
Reverse Battery Current	I_{RDD}	$V_{RDD} = -4.2 \text{ V}$	–	–	-10	mA
Sleep Input Threshold	V_{INH1}		$0.7 \times V_{DD}$	–		V
	V_{INLO}		–	–	$0.2 \times V_{DD}$	V
Sleep Input Current	I_{IN}	$V_{IN} = 3.0 \text{ V}$	–	1.0	5	μA
Reverse Sleep Current	I_{RIN}	$V_{RIN} = -4.2 \text{ V}$	–	–	-10	mA
Restart Delay ⁴	t_{RS}		–	120	–	ms
Hall Chopping Settling Time	$t_{S(\text{CHOP})}$		–	80	–	μs
Magnetic Switchpoints ²	B_{OP}		–	35	75	G
	B_{RP}		-75	-35	–	G
	B_{HYS}		–	70	–	G
Output Polarity	V_{OUT1}	$B < B_{RP}$	–	LOW	–	V
		$B > B_{OP}$	–	HIGH	–	V
	V_{OUT2}	$B < B_{RP}$	–	HIGH	–	V
		$B > B_{OP}$	–	LOW	–	V


¹ A bypass capacitor of 0.1 μF is required between V_{DD} and GND for proper device operation through the full specified voltage range.

² Extended V_{DD} range affects $R_{DS(\text{on})}$ and B_x .

³ Total On Resistance equals either $R_{DS(\text{on})}Q1 + R_{DS(\text{on})}Q4$ or $R_{DS(\text{on})}Q2 + R_{DS(\text{on})}Q3$.

⁴ The Restart Delay is the time the outputs are on or off when the device is attempting a restart.

Characteristic Performance



Functional Description

Soft Switching The A1442 device includes a soft-switching algorithm that controls the output switching slew rate for both output pins. As a result the A1442 device is ideal for use in applications requiring low audible switching noise and low EMI interference.

Sleep Mode The $\overline{\text{SLEEP}}$ pin accepts an external signal that enables sleep mode. In sleep mode, the current consumption is

reduced to an extremely low level, conserving battery power in portable electronics.

Antistall Algorithm If a stall condition occurs, the device will execute an antistall algorithm.

Device Start-up The start-up behavior of the device output is determined by the applied magnetic field, as specified in the Operating Characteristics table.

Application Information

Two typical application circuits are shown in figures 4 and 5. The first application circuit shows the device $\overline{\text{SLEEP}}$ pin controlled by the user. Figure 5 illustrates an application circuit where the device VDD and $\overline{\text{SLEEP}}$ pin are connected together.

A bypass capacitor of $0.1\ \mu\text{F}$ is required between VDD and GND for proper device operation through the full specified supply voltage range.

Note that:

- No external diode is required for reverse battery protection because the protection is fully integrated into the IC.
- Thermal shutdown is integrated also.




Figure 4. Application circuit showing user-controlled sleep/enable mode, while the A1442 remains powered at all times




Figure 4. Application circuit showing simultaneous user control of power supply and sleep mode.

Power Derating

The device must be operated below the maximum junction temperature of the device, $T_J(\text{max})$. Under certain combinations of peak conditions, reliable operation may require derating supplied power or improving the heat dissipation properties of the application. This section presents a procedure for correlating factors affecting operating T_J . (Thermal data is also available on the Allegro MicroSystems Web site.) The package thermal resistance, $R_{\theta JA}$, is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to the ambient air. Its primary component is the effective thermal conductivity, K , of the printed circuit board, including adjacent devices and traces. Radiation from the die through the device case, $R_{\theta JC}$, is relatively small component of $R_{\theta JA}$. Ambient air temperature, T_A , and air motion are significant external factors, damped by overmolding. The effect of varying power levels (power dissipation, P_D) can be estimated. The following formulas represent the fundamental relationships used to estimate T_J at given levels of P_D .

Given:

$$P_D = V_{IN} \times I_{IN}, \quad (1)$$

$$\Delta T = P_D \times R_{\theta JA}, \text{ and} \quad (2)$$

$$T_J = T_A + \Delta T \quad (3)$$

For a load of 30Ω , given common conditions such as: $T_A = 25^\circ\text{C}$, $V_{DD} = 3 \text{ V}$, $I_{DD} = 83 \text{ mA}$, $V_L = 2.43 \text{ V}$, $I_L = 81 \text{ mA}$ and $R_{\theta JA} = 250 \text{ }^\circ\text{C/W}$, then:

$$\begin{aligned} P_D &= V_{DD} \times I_{DD} - V_L I_L \\ &= 3 \text{ V} \times 83 \text{ mA} - 2.43 \text{ V} \times 81 \text{ mA} = 52.17 \text{ mW}, \end{aligned}$$

$$\begin{aligned} \Delta T &= P_D \times R_{\theta JA} \\ &= 52.17 \text{ mW} \times 250 \text{ }^\circ\text{C/W} = 13^\circ\text{C}, \text{ and} \end{aligned}$$

$$T_J = T_A + \Delta T = 25^\circ\text{C} + 13^\circ\text{C} = 38^\circ\text{C}$$

A worst-case estimate, $P_D(\text{max})$, represents the maximum allowable power level, without exceeding $T_J(\text{max})$, at a selected $R_{\theta JA}$ and T_A .





Figure 4. Typical application showing current paths

Package EW, 6 pin MLP/DFN



For Reference Only, not for tooling use (reference DWG-2856; similar to JEDEC Type 1, MO-229X2BCD)
Dimensions in millimeters
Exact case and lead configuration at supplier discretion within limits shown

- ⚠ Terminal #1 mark area
- ⚠ Exposed thermal pad (reference only, terminal #1 identifier appearance at supplier discretion)
- ⚠ Reference land pattern layout (reference IPC7351 SON50P200X200X100-9M); All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5)
- ⚠ Coplanarity includes exposed thermal pad and terminals
- ⚠ Active Area Depth 0.15 mm REF
- ⚠ Hall Element (not to scale)
- ⚠ Branding scale and appearance at supplier discretion

Revision History

Revision	Revision Date	Description of Revision
Rev. 2	October 26, 2011	Update Selection Guide

Copyright ©2006-2011, Allegro MicroSystems, Inc.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com

