## 3150

# PROGRAMMABLE, CHOPPERSTABILIZED, HALL-EFFECT SWITCH 



The A3150JLT and A3150JUA programmable switches provide tooth/valley recognition in large gear-tooth sensing applications. Each device consists of a single element, chopper-stabilized Hall-effect IC that can be programmed to the desired magnetic switch point, optimizing device airgap and timing accuracy performance after final packaging. The small package can be easily assembled and used in conjunction with a wide variety of gear/target shapes and sizes. The two devices differ only in package style.

The technology used for this deviceis Hall-effect based. The device incorporates a single-element Hall IC that switches in response to magnetic signals created by a ferrous target. The programmability of the circuit eliminates magnet and system offsets such as those caused by tilt yet provides zero-speed detection capabilities without the associated running jitter inherent in classical digital solutions.

A proprietary dynamic offset cancelation technique, with an internal high-frequency clock, reduces the residual offset voltage, which is normally caused by device overmolding, temperature dependancies, and thermal stress. This technique produces devices that have an extremely stable quiescent output voltage, are immune to mechanical stress, and have precise recoverability after temperature cycling. Many problems normally associated with low-level analog signals are minimized by having the Hall element and amplifier in a single chip. Output precision is obtained by internal gain adjustments during the manufacturing process and operate-point programming in the user's application.

This system is ideal for use in gathering speed, position, and timing information using gear-tooth-based configurations. The $\mathrm{A} 3150 \mathrm{JLT} / \mathrm{JUA}$ are particularly suited to those applications that require accurate duty cycle control or accurate edge detection. The lower vibration sensitivity also makes these devices extremely useful for transmission speed sensing applications.

Continued next page

[^0]
## FUNCTIONAL BLOCK DIAGRAM



Two package styles provide a magnetically optimized package for most applications. Suffix ' - LT' is a miniature SOT-89/TO-243AA transistor package for surface-mount applications; while suffix '-UA' is a three-lead ultra-mini-SIP for through-hole mounting.

## FEATURES AND BENEFITS

- Chopper Stabilized for

Extremely Low Switch-Point Drift and
Immunity to Mechanical Stress

- Externally Programmed Switch Point
- On-Chip Supply-Transient Protection
- Output Short-Circuit Protection
- Single-Chip IC for High Reliability
- Small Mechanical Size
- $<50 \mu$ s Power-On Time
- Wide Operating Voltage Range
- Defined Power-On State


## ELECTRICAL CHARACTERISTICS over operating voltage and temperature range (unless otherwise noted).

| Characteristic | Symbol | Test Conditions | Limits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Units |
| Supply Voltage | $\mathrm{V}_{\text {cc }}$ | Operating, $\mathrm{T}_{\mathrm{J}}<165^{\circ} \mathrm{C}$ | 4.25 | - | 26 | V |
| Power-On State | POS | After programming, $\mathrm{V}_{\mathrm{CC}}=0 \rightarrow 5 \mathrm{~V}$ | HIGH | HIGH | HIGH | - |
| Low Output Voltage | $\mathrm{V}_{\text {OUT(SAT) }}$ | $\mathrm{I}_{\text {OUT }}=20 \mathrm{~mA}$ | - | 175 | 400 | mV |
| Output Current Limit | $\mathrm{l}_{\text {OUtm }}$ | $\mathrm{V}_{\text {OUT }}=12 \mathrm{~V}$ | 65 | 80 | 95 | mA |
| Output Leakage Current | $\mathrm{I}_{\text {OFF }}$ | $\mathrm{V}_{\text {OUT }}=24 \mathrm{~V}$ | - | 0.2 | 10 | $\mu \mathrm{A}$ |
| Supply Current | $\mathrm{I}_{\mathrm{cc}}$ | Before programming, output OFF | - | 4.0 | 7.0 | mA |
|  |  | Before programming, output ON | - | 5.0 | 8.0 | mA |
| Reverse Supply Current | $\mathrm{I}_{\mathrm{RCC}}$ | $\mathrm{V}_{\mathrm{RCC}}=-30 \mathrm{~V}$ | - | - | -5.0 | mA |
| Power-On Delay | $\mathrm{t}_{\text {on }}$ | $\mathrm{V}_{\mathrm{CC}}>5 \mathrm{~V}$ | - | 20 | 50 | $\mu \mathrm{s}$ |
| Output Rise Time | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | - | 200 | - | ns |
| Output Fall Time | $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{R}_{\mathrm{L}}=820 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | - | 100 | - | ns |
| Clock Frequency | $\mathrm{f}_{\mathrm{C}}$ |  | - | 340 | - | kHz |
| Zener Voltage | $\mathrm{V}_{\mathrm{z}}$ | $\mathrm{I}_{\mathrm{ZT}}=100 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 27 | 32 | - | V |
| Zener Impedance | $\mathrm{z}_{\mathrm{z}}$ | $\mathrm{I}_{\mathrm{ZT}}=10 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 50 | 100 | $\Omega$ |

NOTE: Typical data is at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and is for design information only.

## MAGNETIC CHARACTERISTICS over operating supply voltage and temperature ranges.

| Characteristic | Symbol | Test Conditions | Limits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Units |
| Operate Point | $\mathrm{B}_{\text {OP }}$ | Programmable offset range | 500 | 670 | 850 | G |
|  |  | Initial (before programming) | 0 | 20 | 40 | G |
|  |  | Resolution | 8.0 | 11 | 14 | G |
|  | $\Delta \mathrm{B}_{\mathrm{op}}$ | $\mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}$, after programming, $\mathrm{B}_{\mathrm{OP}} \approx 500 \mathrm{G}$ | -35 | 8.0 | +35 | G |
| Hysteresis | $\mathrm{B}_{\text {hys }}$ |  | 5.0 | 20 | 35 | G |

NOTE: Typical data is at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and is for design information only.

## TYPICAL ELECTRICAL CHARACTERISTICS





Dwg. GH-041-2

## FUNCTIONAL DESCRIPTION

Chopper-Stabilized Technique. These devices use a proprietary dynamic offset cancellation technique, with an internal high-frequency clock to reduce the residual offset voltage of the Hall element that is normally caused by device overmolding, temperature dependencies, and thermal stress. This technique produces devices that have an extremely stable quiescent Hall output voltage, are immune to thermal stress, and have precise recoverability after temperature cycling. This technique will also slightly degrade the device output repeatability.

The Hall element can be considered as a resistor array similar to a Wheatstone bridge. A large portion of the offset is a result of the mismatching of these resistors. The chopperstabilizing technique cancels the mismatching of the resistors by changing the direction of the current flowing through the Hall plate and Hall voltage measurement taps, while maintaining the Hall-voltage signal that is induced by the external magnetic flux. The signal is, then, captured by a sample-and-hold circuit.

Operation. The output of these devices switches low (turns ON) when a magnetic field (south pole) perpendicular to the Hall element exceeds the operate point threshold ( $\mathrm{B}_{\mathrm{OP}}$ ). After turn-ON, the output is capable of sinking 25 mA and the output voltage is $\mathrm{V}_{\text {OUT(SAT). }}$. When the magnetic field is reduced below the release point ( $\mathrm{B}_{\mathrm{RP}}$ ), the device output goes high (turns OFF). The difference in the magnetic operate and release points is the hysteresis ( $\mathrm{B}_{\text {hys }}$ ) of the device. This built-in hysteresis allows clean switching of the output even in the presence of external mechanical vibration and electrical noise.

Applications. It is strongly recommended that an external bypass capacitor be connected (in close proximity to the Hall element) between the supply and ground of the device to reduce both external noise and noise generated by the chopper-stabilization technique.

The simplest form of magnet that will operate these devices is a bar magnet with the south-seeking pole towards the branded surface of the device. Many other methods of operation are possible. Extensive applications information on magnets and Hall-effect devices is also available in the Allegro Electronic Data Book AMS-702 or Application Note 27701, or
www.allegromicro.com


## PROGRAMMING PROTOCOL

The A3150JLT and A3150JUA operate points are programmed by serially addressing the device through the supply terminal (pin1). After the correct operate point is determined, the device programming bits are selected and then a "lock" set to prevent any further (accidental) programming.

Program Enable. To program the device, a sequence of pulses is used to activate/enable the addressing mode as shown in figure 1. This sequence of a $\mathrm{V}_{\mathrm{PP}}$ pulse, at least seven $V_{P H}$ pulses, and a $V_{P P}$ pulse with no supply interruptions, is designed to prevent the device from being programmed accidentally (for example, as a result of noise on the supply line).


Figure 1 - Program enable

PROGRAMMING PROTOCOL over operating temperature range.

| Characteristic | Symbol | Description | Limits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Units |
| Programming Voltage | $V_{\text {PL }}$ | Minimum voltage during programming | 4.5 | 5.0 | 5.5 | V |
|  | $\mathrm{V}_{\text {PH }}$ |  | 9.0 | 10 | 11 | V |
|  | $V_{\text {PP }}$ |  | 20 | 23 | 25 | V |
| Programming Current | $\mathrm{I}_{\text {PP }}$ | Max. supply current during programming | - | 250 | - | mA |
| Pulse Width | $\mathrm{t}_{\mathrm{d}(0)}$ | OFF time between bits | 20 | - | - | $\mu \mathrm{s}$ |
|  | $\mathrm{t}_{\text {d(1) }}$ | Enable, address, program, or lock bit ON time | 20 | - | - | $\mu \mathrm{s}$ |
|  | $\mathrm{t}_{\mathrm{dP}}$ | Program pulse ON time | 100 | 300 | - | $\mu \mathrm{s}$ |
| Pulse Rise Time | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{V}_{\mathrm{PL}}$ to $\mathrm{V}_{\mathrm{PH}}$ or $\mathrm{V}_{\mathrm{PP}}$ | 11 | - | - | $\mu \mathrm{s}$ |
| Pulse Fall Time | $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{V}_{\mathrm{PH}}$ or $\mathrm{V}_{\mathrm{PP}}$ to $\mathrm{V}_{\mathrm{PL}}$ | 5.0 | - | - | $\mu \mathrm{s}$ |

NOTE: Typical data is at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and is for design information only.

Address Determination. The operate point is adjustable in 64 increments. With the appropriate target or gear* in position, the 64 switch points are sequentially selected (figure 2) until the required operate point is reached. Note that the difference between the operate point and the release point (hysteresis) is a constant for all addresses.

Set-Point Programming. After the desired set-point address is determined ( 0 through 63), each bit of the equivalent binary address is programmed individually. For example, as illustrated in figure 3, to program address code 5 (binary 000101), bits 1 and 3 need to be programmed. Each bit is programmed during the wide $V_{P P}$ pulse and is not reversible.

Lock Programming. After the desired set point is programmed, the program lock is then activated (figure 4) to prevent further programming of the device.


Figure 3 - Set-point programming


Figure 4 - Lock programming

[^1]
## CRITERIA FOR DEVICE QUALIFICATION

All Allegro products are subjected to stringent qualification requirements prior to being released to production. To become qualified, except for the destructive ESD tests, no failures are permitted.

| Qualification Test | Test Method and Test Conditions | Test Length | Samples | Comments |
| :---: | :---: | :---: | :---: | :---: |
| Biased Humidity (HAST) | $T_{A}=130^{\circ} \mathrm{C}, \mathrm{RH}=85 \%$ | 50 hrs | 77 | $\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ |
| High-Temperature Operating Life (HTOL) | $\begin{aligned} & \text { JESD22-A108, } \\ & \mathrm{T}_{\mathrm{A}}=150^{\circ} \mathrm{C}, \mathrm{~T}_{\mathrm{J}}=165^{\circ} \mathrm{C} \end{aligned}$ | 408 hrs | 77 | $\begin{aligned} & \mathrm{V}_{\text {CC }}=24 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=20 \mathrm{~V} \end{aligned}$ |
| Accelerated HTOL | $\begin{aligned} & \text { JESD22-A108, } \\ & \mathrm{T}_{\mathrm{A}}=175^{\circ} \mathrm{C}, \mathrm{~T}_{\mathrm{J}}=190^{\circ} \mathrm{C} \end{aligned}$ | 504 hrs | 77 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=24 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}=20 \mathrm{~V} \end{aligned}$ |
| Autoclave, Unbiased | $\begin{aligned} & \text { JESD22-A102, Condition C, } \\ & \mathrm{T}_{\mathrm{A}}=121^{\circ} \mathrm{C}, 15 \mathrm{psig} \end{aligned}$ | 96 hrs | 77 |  |
| High-Temperature (Bake) Storage Life | $\begin{aligned} & \text { MIL-STD-883, Method 1008, } \\ & \mathrm{T}_{\mathrm{A}}=170^{\circ} \mathrm{C} \end{aligned}$ | 1000 hrs | 77 |  |
| Temperature Cycle | MIL-STD-883, Method 1010, $-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}$ | 500 cycles | 77 |  |
| Latch-Up | - | Pre/Post <br> Reading | 6 |  |
| Electro-Thermally Induced Gate Leakage | - | Pre/Post <br> Reading | 6 |  |
| ESD, <br> Human Body Model | CDF-AEC-Q100-002 | Pre/Post <br> Reading | x per test | Test to failure, All leads > TBD |
| Electrical Distributions | Per Specification | - | 30 |  |

## ELEMENT LOCATIONS

( $\pm 0.005^{\prime \prime}$ [ 0.13 mm ] die placement)
Package Designator "LT"


Package Designators "UA" and "UA-TL"


Dwg. MH-011-9A

Although element location is accurate to three sigma for a particular design, product improvements may result in small changes to element location.

# PACKAGE DESIGNATOR 'LT' <br> (SOT-89/TO-243AA) 

## Dimensions in Inches

(for reference only)

Dimensions in Millimeters
(controlling dimensions)


Dwg. MA-009-3A mm

ads 1, 2, 3, and A - Standard SOT-89 Layout
ads 1, 2, 3, and B-Low-Stress Version
ads 1, 2 , and 3 only - Lowest Stress, But Not Self Aligning


Pads 1, 2, 3, and A - Standard SOT-89 Layout
Pads 1, 2, 3, and B - Low-Stress Version
Pads 1, 2, and 3 only - Lowest Stress, But Not Self Aligning

NOTE: Exact body and lead configuration at vendor's option within limits shown.

115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000

## PACKAGE DESIGNATOR 'UA'



Dimensions in Millimeters
(for reference only)


Surface-Mount Lead Form (Suffix '-TL')


NOTES: 1. Tolerances on package height and width represent allowable mold offsets. Dimensions given are measured at the widest point (parting line).
2. Exact body and lead configuration at vendor's option within limits shown.
3. Height does not include mold gate flash.
4. Recommended minimum PWB hole diameter to clear transition area is $0.035 "(0.89 \mathrm{~mm})$.
5. Where no tolerance is specified, dimension is nominal.

The products described herein are manufactured under one or more of the following U.S. patents: 5,045,920; 5,264,783; 5,442,283; 5,389,889; 5,581,179; 5,517,112; 5,619,137; 5,621,319; 5,650,719; 5,686,894; 5,694,038; 5,729,130; 5,917,320; and other patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support appliances, devices, or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties that may result from its use.


[^0]:    Always order by complete part number: the prefix 'A' + the basic four-digit part number + a suffix to indicate operating temperature range + a suffix to indicate package style, e.g., A3150JLT.

[^1]:    * In application, the terms "gear" and "target" are often interchanged. However, "gear" is preferred when motion is transferred.

