# A3976

### **Dual Full Bridge Protected Motor Driver**

These parts are no	longer in production The device should not be
	design applications. Samples are no longer available.
Date of status cha	nge: May 1, 2006
Recommended	l Substitutions:
For new customer	s or new applications, refer to the <u>3980</u> .


NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



# 3976

PRELIMINARY DATASHEET - 8/24/04 (Subject to change without notice)



### DUAL FULL BRIDGE PROTECTED MOTOR DRIVER

The A3976 is designed to drive both windings of a bipolar stepper motor or bidirectionally control two DC Motors. Both H-Bridges are capable of continuous output currents of up to +/- 500 mA and operating voltages to 27V. Free wheeling, substrate isolated diodes are included for output transient suppression when switching motors or other inductive loads. For each bridge the PHASE input controls load current polarity by selecting the appropriate source and sink driver pair. The ENABLE input, when held high, enables the respective output H-bridge. When both ENABLE pins are held low the device will enter SLEEP mode and consume less than 100µA.

The A3976 is protected to ensure safe operation in harsh operating environments and was designed specifically for automotive applications. Protection circuitry will check for open or shorted load, motor lead short to ground or supply, VBB overvoltage, VCC undervoltage, and thermal shutdown. If any of these conditions are detected the outputs will be disabled and fault information will be output to diagnostic pins FAULT1 and FAULT2.

The A3976 is supplied in a 24-lead plastic SOIC with a copper batwing tab (suffix 'LB').


### FEATURES

- ±500 mA Continuous Output Rating
- 35V Load Dump Survival
- Output Short Circuit Protection
- Coded Fault Diagnostic Outputs
- Low Current Standby Mode
- Open Load Monitor
- Low Current Standby Mode
- VBB Over Voltage Shutdown
- Internal Thermal Shutdown Circuitry
- Internal Low Parasitic Free Wheeling Diodes
- Crossover Current Protection



### **Functional Block Diagram**

(one of two bridges shown)



#### Input Logic

PHASE	ENABLE	OUTA	OUTB
Х	0	Off	Off
0	1	Low	High
1	1	High	Low

#### Fault Logic

Fault Condition	FAULT1	FAULT2
Thermal Shutdown	Low	Low
Short to Battery or Open Load	Low	High
Short to Ground	High	Low
Normal Operation	High	High



#### ELECTRICAL CHARACTERISTICS at $T_A = -40^{\circ}$ C to +125°C, $V_{BB} = 16V$ , $V_{cc} = 4.5$ to 5.5 V (Unless noted otherwise)

			Limits				
Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units	
Dutput Drivers							
Load Supply Voltage Range	V <sub>BB</sub>	Operating	6	_	27	V	
Logic Supply Range	V <sub>cc</sub>	Operating	4.5		5.5	V	
Output Current Limit	I <sub>CL</sub>	Outputs A or B = GROUND	0.7	1.1	_	А	
		Outputs A or B = $V_{BB}$	0.7	1.1	_	А	
Output Leakage Current	I <sub>CEX</sub>	V <sub>OUT</sub> = V <sub>BB</sub>	-	<1.0	50	μA	
		V <sub>OUT</sub> = 0 V	-	<1.0	-50	μA	
Output Saturation Voltage	V <sub>CE(SAT)</sub>	Source Driver, I <sub>out</sub> = -350 mA	_	1.0	1.2	V	
		Source Driver, I <sub>OUT</sub> = -500 mA	-	1.2	1.3		
		Sink Driver, I <sub>OUT</sub> = +350 mA	-	0.2	0.4	V	
		Sink Driver, I <sub>OUT</sub> = +500 mA	-	0.4	0.6	V	
Clamp Diode Forward Voltage	V <sub>F</sub>	I <sub>F</sub> = 500 mA (Sink / Ground Clamp)	-	1.2	1.5	V	
(Flyback or Ground Clamp)		I <sub>F</sub> = 500 mA (Source / Flyback)	-	1.55	2.0	V	
Control Logic							
Motor Supply Current	I <sub>BB</sub>	ENABLE1 = ENABLE2 = High	_	7	10	mA	
(No Load)		Sleep Mode ENABLE1 = ENABLE2 = Low	_	_	25	μA	
Logic Supply Current	Icc	ENABLE1 = ENABLE2 = High	_	45	50	mA	
		Sleep Mode, ENABLE1 = ENABLE2 = Low	_	_	75	μA	
Logic Input Voltage	V <sub>IN(1)</sub>		$0.7V_{CC}$	_	-	V	
	V <sub>IN(0)</sub>		_	_	.3V <sub>cc</sub>	V	
Logic Input Current	I <sub>IN(1)</sub>	V <sub>IN</sub> = 5 V	_	50	100	μA	
	I <sub>IN(0)</sub>	V <sub>IN</sub> = 0 V	_	-1.0	-2.0	μA	

Allegro:

#### ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40°C to +125°C, V<sub>BB</sub> = 16 V, V<sub>cc</sub> = 4.5 to 5.5 V (Unless noted otherwise)

			Limits			
Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Fault Circuitry						
Fault Output Leakage Current	I <sub>F-LEAK</sub>	V <sub>F</sub> = 5 V, No Faults	-	-	10	μA
Fault Output Voltage	V <sub>FL</sub>	Fault Condition Asserted, $I_{\text{F}}$ = 25 $\mu\text{A}$		_	0.8	V
Fault Output Current	I <sub>F</sub>	$V_F$ = 5 V, ENABLE = High	25	50	75	μA
Output Open Load Current	I <sub>OUT-O.L.</sub>	V <sub>BB</sub> = 12 V	_	2	-	mA
Thermal Fault Temp.	T <sub>F</sub>		_	170	_	°C
Thermal Fault Hysteresis	T <sub>FHYS</sub>		_	10	_	°C
OVLO Enable Threshold		V <sub>BB</sub> rising	27	30	33	V
OVLO Hysteresis				1.5		V
UVLO Enable Threshold		V <sub>cc</sub> rising	3.5	4	4.49	V
UVLO Hysteresis			_	400	-	mV
Timing						
Open Fault to Reset Delay	t <sub>rs</sub>	V <sub>BB</sub> = 12 V	_	_	25	μS
PHASE_X Delay to OPEN Fault	t <sub>of</sub>	V <sub>BB</sub> = 12 V	_	8	_	μS
PHASE_X Delay to S.C. Fault	t <sub>sc</sub>	V <sub>BB</sub> = 12 V	_	5	_	μS
ENABLE_X Delay to Fault	t <sub>of</sub>	V <sub>BB</sub> = 12 V	_	5	_	μS
Propagation Delay Times	<sup>t</sup> pd	I <sub>OUT</sub> = ±0.35A, 50%TO 90%				
		ENABLE ON TO SOURCE ON	_	0.3		μs
		ENABLE OFF TO SOURCE OFF	_	0.4		μs
		ENABLE ON TO SINK ON	_	0.3		μs
		ENABLE OFF TO SINK OFF	_	0.2		μs
		PHASE CHANGE TO SINK ON	_	4.0		μs
		PHASE CHANGE TO SINK OFF	_	0.3		μs
		PHASE CHANGE TO SOURCE ON	-	4.0		μs
		PHASE CHANGE TO SOURCE OFF	_	0.4		μs
Cross Over Dead Time	t <sub>CODT</sub>	1K $\Omega$ (1k+1k) Load (V <sub>BB</sub> to OUT to GND)	0.5	3.0	6.0	μs



#### APPLICATION NOTES

Open Load Protection. During normal PWM

operation, diagnostic circuitry will look for a minimum source current level after a bridge is signalled on. Additionally, the diode flyback is monitored on the proper output. The logic will signal a fault and disable the outputs if it determines that the current is below the minimum level AND no flyback is occurring. If the inductive load is too large, the current would take too long to reach the minimal level and a false open load would be reported. It is recommended that the inductive load be less than 38 mH.

**Short Circuit Protection.** Internal sense resistors in series with  $V_{BB}$  and ground will trip the fault circuitry if greater than 1.1 A is detected. To prevent false overcurrent events due to reverse recovery spikes of the clamp diodes, the current monitor is blanked for 5µs after a high side is signalled to turn on. If an additional input command follows after the initial fault, the selected pair of drivers will pulse on for the 5µs blanking duration. The short circuit fault will remember the input state where the fault occurred and will wait for that particular logic state after the short has been removed before normal operation is allowed to resume.

**Thermal Protection.** Circuitry turns OFF all drivers when the junction temperature reaches 170°C typically. It is intended only to protect the device from failures due to excessive junction temperatures and has a hysteresis of approximately 15°C.

**Layout.** The printed wiring board should use a heavy ground plane. For optimum electrical and thermal

performance, the driver should be soldered directly onto the board. The load supply terminal,  $V_{BB}$ , should be decoupled with an electrolytic capacitor (> 47  $\mu$ F is recommended) placed as close to the device as possible.

**Fault Outputs.** Both Fault outputs are open-collectorsink types. These turn on (go low) when there is a fault. Each requires a pull-up resistor, rated at approximately  $100 \text{ k}\Omega$  at 5 V.



### **Terminal List**

Name	Description	SOIC - 24
V <sub>BB</sub>	Motor Supply Voltage	1
ENABLE1	Control Logic – Bridge 1	2
PHASE1	Control Logic – Bridge 1	3
GROUND	Power Ground Return	18,19,6,7
OUT1A	Bridge 1 Output A	9
FAULT1	Diagnostic Output	11
OUT1B	Bridge 1 Output B	12
OUT2B	Bridge 2 Output B	13
FAULT2	Diagnostic Output	14
OUT2A	Bridge 2 Output A	16
PHASE2	Control Logic – Bridge 2	22
ENABLE2	Control Logic – Bridge 2	23
V <sub>CC</sub>	Logic Supply	24
NC	No Connect	4,5,8,15,17,20,21

