# 5815 

## BiMOS II 8-BIT LATCHED SOURCE DRIVERS

Designed primarily for use with high-voltage vacuum-fluorescent displays, the UCN5815A and UCN5815EP BiMOS II integrated circuits consist of eight NPN Darlington source drivers with output pull-down resistors, a CMOS latch for each driver, and common STROBE, BLANKING, and ENABLE functions.

BiMOS II devices have considerably better data-input rates than the original BiMOS circuits. With a 5 V logic supply, they will typically operate above 5 MHz . With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs cause minimum loading and are compatible with standard CMOS and NMOS logic commonly found in microprocessor designs. TTL circuits may require the use of appropriate pull-up resistors.

The bipolar outputs may be used as segment, dot (matrix), bar, or digit drivers in vacuum-fluorescent displays. All eight outputs can be activated simultaneously at ambient temperatures in excess of $75^{\circ} \mathrm{C}$. To simplify printed wiring board layout, output connections are opposite the inputs. A minimum component display subsystem, requiring few or no discrete components, can be assembled using the UCN5815A/EP with the UCN5810AF/EPF/LWF, UCN5812AF/EPF, or UCN5818AF/EPF serial-to-parallel latched drivers.

Suffix 'A' devices are furnished in a standard 22-pin plastic DIP; suffix 'EP' indicates a 28 -lead PLCC.

Logic Supply Voltage Range,
$V_{D D} \ldots \ldots \ldots \ldots . . .4 .5 \mathrm{~V}$ to 15 V
Load Supply Voltage Range,
$\mathrm{V}_{\mathrm{BB}} \ldots \ldots \ldots \ldots \ldots \ldots . . .5 .0 \mathrm{~V}$ to 60 V Input Voltage Range,
$V_{I N} \ldots \ldots \ldots \ldots-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Continuous Output Current,

Package Power Dissipation, $P_{D}$
(UCN5815A)
(UCN5815EP) ..............2.27 W*
Operating Temperature Rânge,
$\mathrm{T}_{\mathrm{A}}, \cdots \ldots \ldots \ldots \ldots-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range,
$\mathrm{T}_{\mathrm{s}} \ldots \ldots \ldots \ldots \ldots \ldots-55^{\circ} \mathrm{C}$ to $+\mathbf{1 5 0}^{\circ} \mathrm{C}$

* Derate linearly to 0 W at $+150^{\circ} \mathrm{C}$.

Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

UCN5815A


Dwg. No. A-10,987

## ABSOLUTE MAXIMUM RATINGS <br> at $+25^{\circ} \mathrm{C}$ Free-Air Temperature

## FEATURES

$2.5 \mathrm{~W}^{*}$


■ 4.4 MHz Minimum Date-Input Rate

- High-Voltage Source Outputs
- CMOS, NMOS, TTL Compatible Inputs
- Low-Power CMOS Latches
- Internal Pull-Down Resistors
- Wide Supply-Voltage Range

Always order by complete part number:

| Part Number | Package |
| :--- | :--- |
| UCN5815A | 22-Pin DIP |
| UCN5815EP | 28-Lead PLCC |

## 5815

BiMOS II

## 8-BIT LATCHED

## SOURCE DRIVERS

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{BB}}=60 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ and 12 V (unless otherwise noted).

| Characteristic | Symbol | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Units |
| Output OFF Voltage | $\mathrm{V}_{\text {OUT }}$ |  | - | 1.0 | V |
| Output ON Voltage | $\mathrm{V}_{\text {OUT }}$ | $\mathrm{l}_{\text {OUT }}=-25 \mathrm{~mA}, \mathrm{~V}_{\text {BB }}=60 \mathrm{~V}$ | 57.5 | - | V |
| Output Pull-Down Current | I OUT | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {BB }}$ | 400 | 850 | $\mu \mathrm{A}$ |
| Output Leakage Current | $\mathrm{I}_{\text {OUT }}$ | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ | - | -15 | $\mu \mathrm{A}$ |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}(1)}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 | 5.3 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 | 12.3 | V |
|  | $\mathrm{V}_{\mathrm{IN}(0)}$ |  | -0.3 | +0.8 | V |
| Input Current | $\mathrm{I}_{\operatorname{IN}(1)}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=5.0 \mathrm{~V}$ | - | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ | - | 240 | $\mu \mathrm{A}$ |
| Input Impedance | $\mathrm{Z}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 | - | $\mathrm{k} \Omega$ |
| Supply Current | $\mathrm{I}_{\mathrm{BB}}$ | All outputs ON, All outputs open | - | 10.5 | mA |
|  |  | All outputs OFF, All outputs open | - | 100 | $\mu \mathrm{A}$ |
|  | $I_{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, All outputs OFF, All inputs $=0 \mathrm{~V}$ | - | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, All outputs OFF, All inputs $=0 \mathrm{~V}$ | - | 200 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, One output ON, All inputs $=0 \mathrm{~V}$ | - | 1.0 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, One output ON, All inputs $=0 \mathrm{~V}$ | - | 3.0 | mA |

NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.

TYPICAL INPUT
CIRCUIT

TYPICAL OUTPUT DRIVER


Dwg. No. EP-021-3



Dwg. No. A-14,357

Information present at an input is transferred to its latch when the STROBE and ENABLE are high. The latches will continue to accept new data as long as both STROBE and ENABLE are held high. With either STROBE or ENABLE in the low state, no information can be loaded into the latches.

When the BLANKING input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches. With the BLANKING input low, the outputs are controlled by the state of the latches.

The timing conditions shown above guarantee a 4.4 MHz minimum data input rate with a 5 V supply. Typically, input rates above 5 MHz are permitted. With a 12 V supply, rates in excess of 10 MHz are possible.


## TIMING CONDITIONS

$\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and Ground)
A. Minimum Data Active Time Before Strobe Enabled
(Data Set-Up Time)
B. Minimum Data Active Time After Strobe Disabled
(Data Hold Time) 50 ns
C. Minimum Strobe Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125 ns
D. Typical Time Between Strobe Activation and Output

ON to OFF Transition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $5.0 \mu \mathrm{~s}$
E. Typical Time Between Strobe Activation and Output

OFF to ON Transition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 ns
F. Minimum Data Pulse Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225 ns

TRUTH TABLE

| INPUTS |  |  |  |  | $\mathbf{O U T}_{\mathbf{N}}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I N}_{\mathbf{N}}$ | STROBE | ENABLE | BLANK | $\mathbf{T - 1}$ | $\mathbf{T}$ |  |
| 0 | 1 | 1 | 0 | X | 0 |  |
| 1 | 1 | 1 | 0 | X | 1 |  |
| X | X | X | 1 | X | 0 |  |
| X | 0 | X | 0 | 1 | 1 |  |
| X | 0 | X | 0 | 0 | 0 |  |
| X | X | 0 | 0 | 1 | 1 |  |
| X | X | 0 | 0 | 0 | 0 |  |

X = irrelevant
$\mathrm{T}-1=$ previous output state
$\mathrm{T}=$ present output state

UCN5815A
Dimensions in Inches (cvontrolling dimensions)


Dimensions in Millimeters
(for reference only)


NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
2. Lead spacing tolerance is non-cumulative.
3. Lead thickness is measured at seating plane or below.

## UCN5815EP

Dimensions in Inches
(controlling dimensions


Dimensions in Millimeters
(for reference only)


NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
2. Lead spacing tolerance is non-cumulative.

## 5815

BiMOS II
8-BIT LATCHED SOURCE DRIVERS

## BiMOS II (Series 5800) \& DABiC IV (Series 6800) INTELLIGENT POWER INTERFACE DRIVERS SELECTION GUIDE

| Function | Output Ratings * |  | Part Number † |
| :---: | :---: | :---: | :---: |
| SERIAL-INPUT LATCHED DRIVERS |  |  |  |
| 8-Bit (saturated drivers) | -120 mA | $50 \mathrm{~V} \ddagger$ | 5895 |
| 8-Bit | 350 mA | 50 V | 5821 |
| 8-Bit | 350 mA | 80 V | 5822 |
| 8-Bit | 350 mA | $50 \mathrm{~V} \ddagger$ | 5841 |
| 8-Bit | 350 mA | $80 \mathrm{~V} \ddagger$ | 5842 |
| 9-Bit | 1.6 A | 50 V | 5829 |
| 10-Bit (active pull-downs) | -25 mA | 60 V | 5810-F and 6809/10 |
| 12-Bit (active pull-downs) | -25 mA | 60 V | 5811 and 6811 |
| 20-Bit (active pull-downs) | -25 mA | 60 V | 5812-F and 6812 |
| 32-Bit (active pull-downs) | -25 mA | 60 V | 5818-F and 6818 |
| 32-Bit | 100 mA | 30 V | 5833 |
| 32-Bit (saturated drivers) | 100 mA | 40 V | 5832 |
| PARALLEL-INPUT LATCHED DRIVERS |  |  |  |
| 4-Bit | 350 mA | $50 \mathrm{~V} \ddagger$ | 5800 |
| 8-Bit | -25 mA | 60 V | 5815 |
| 8-Bit | 350 mA | $50 \mathrm{~V} \ddagger$ | 5801 |
| SPECIAL-PURPOSE FUNCTIONS |  |  |  |
| Unipolar Stepper Motor Translator/Driver | 1.25 A | $50 \mathrm{~V} \ddagger$ | 5804 |
| Addressable 28-Line Decoder/Driver | 450 mA | 30 V | 6817 |

* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits.

Negative current is defined as coming out of (sourcing) the output.
$\dagger$ Complete part number includes additional characters to indicate operating temperature range and package style.
$\ddagger$ Internal transient-suppression diodes included for inductive-load protection.

[^0]
[^0]:    Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products.

    The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

