

5890 AND 5891

BIMOS II 8-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS



Note the suffix 'A' devices (DIP) and the suffix 'LW' devices (SOIC) are electrically identical and share a common terminal number assignment.

ABSOLUTE MAXIMUM RATINGS at T_A = +25°C



Frequently applied in non-impact printer systems, the UCN5890A, UCN5890LW, UCN5891A, and UCN5891LW are BiMOS II serial-input, latched source (high-side) drivers. The octal, high-current smart-power ICs merge an 8-bit CMOS shift register, associated CMOS latches, and CMOS control logic (strobe and output enable) with sourcing power Darlington outputs. Typical applications include multiplexed LED and incandescent displays, relays, solenoids, and similar peripheral loads to a maximum of -500 mA per output.

Except for output voltage ratings, these smart high-side driver ICs are equivalent. The UCN5890A/LW are rated for operation with load supply voltages of 20 V to 80 V and a minimum output sustaining voltage of 50 V. The UCN5891A/LW are optimized for operation with supply voltages of 5 V to 50 V (35 V sustaining).

BiMOS II devices have higher data-input rates than the original BiMOS circuits. With a 5 V supply, they will operate to at least 3.3 MHz. At 12 V, higher speeds are possible. The CMOS inputs are compatible with standard CMOS and NMOS logic levels. TTL circuits may require the use of appropriate pull-up resistors to ensure a proper input-logic high. A CMOS serial data output, allows cascading these devices in multiple drive-line applications required by many dot matrix, alphanumeric, and bar graph displays.


Suffix 'A' devices are supplied in a standard dual in-line plastic package with copper lead frame for enhanced package power dissipation characteristics. Suffix 'LW' devices are supplied in a standard wide-body SOIC package for surface-mount applications. Similar driver, featuring reduced output saturation voltage, are the UCN5895A and A5895SLW. Complementary, 8-bit serial-input, latched sink drivers are the Series UCN5820A.

FEATURES


- 50 V or 80 V Source Outputs
- Output Current to -500 mA
- Output Transient-Suppression Diodes
- To 3.3 MHz Data-Input Rate
- Low-Power CMOS Logic and Latches

Always order by complete part number, e.g., UCN5891LW







TYPICAL INPUT CIRCUIT




TYPICAL OUTPUT DRIVER







115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1985, 2003 Allegro MicroSystems, Inc.



Number of Outputs On at	UCN5890/91A Max. Allowable Duty Cycle at T _A of									
I _{оит} = -200 mA	50°C	60°C	70°C							
8	53%	47%	41%							
7	60%	54%	48%							
6	70%	64%	56%							
5	83%	75%	67%							
4	100%	94%	84%							
3	100%	100%	100%							
2	100%	100%	100%							
1	100%	100%	100%							


ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{BB} = 80 V (UCN5890A/LW) or 50 V (UCN5891A/LW), V_{DD} = 5 V and 12 V (unless otherwise noted).

				Limits				
Characteristic	Symbol	V _{BB}	Test Conditions	Min.	Max.	Units		
Output Leakage Current	I _{CEX}	Max.	$T_A = +25^{\circ}C$		-50	μΑ		
			$T_A = +70^{\circ}C$	—	-100	μA		
Output Saturation Voltage	V _{CE(SAT)}	50 V	I _{OUT} = -100 mA	—	1.8	V		
			I _{OUT} = -225 mA	—	1.9	V		
			I _{OUT} = -350 mA	—	2.0	V		
Output Sustaining Voltage	V _{CE(sus)}	Max.	I _{OUT} = -350 mA, L = 2 mH, UCN5891A/LW	35	—	V		
			I _{OUT} = -350 mA, L = 2 mH, UCN5890A/LW	50	—	V		
Input Voltage	V _{IN(1)}	50 V	V _{DD} = 5.0 V	3.5	5.3	V		
			$V_{DD} = 12 V$	10.5	12.3	V		
	V _{IN(0)}	50 V	$V_{DD} = 5 V \text{ to } 12 V$	-0.3	+0.8	V		
Input Current	I _{IN(1)}	50 V	$V_{DD} = V_{IN} = 5.0 V$	_	50	μA		
			$V_{DD} = V_{IN} = 12 V$	_	240	μA		
Input Impedance	Z _{IN}	50 V	V _{DD} = 5.0 V	100	_	kΩ		
			V _{DD} = 12 V	50	_	kΩ		
Max. Clock Frequency	f _c	50 V		3.3*	—	MHz		
Serial Data Output	R _{OUT}	50 V	V _{DD} = 5.0 V	—	20	kΩ		
Resistance			V _{DD} = 12 V	—	6.0	kΩ		
Turn-On Delay	t _{PLH}	50 V	Output Enable to Output, I _{OUT} = -350 mA	—	2.0	μs		
Turn-Off Delay	t _{PHL}	50 V	Output Enable to Output, I _{OUT} = -350 mA	—	10	μs		
Supply Current	I _{BB}	50 V	All outputs on, All outputs open	_	10	mA		
			All outputs off	_	200	μA		
	I _{DD}	50 V	V_{DD} = 5 V, All outputs off, Inputs = 0 V	_	100	μA		
			V_{DD} = 12 V, All outputs off, Inputs = 0 V	_	200	μA		
			V_{DD} = 5 V, One output on, All Inputs = 0 V	—	1.0	mA		
			V_{DD} = 12 V, One output on, All Inputs = 0 V	_	3.0	mA		
Diode Leakage Current	I _R	Max.	T _A = +25°C		50	μA		
			$T_A = +70^{\circ}C$	_	100	μA		
Diode Forward Voltage	V _F	Open	I _F = 350 mA	_	2.0	V		

NOTES: Turn-off delay is influenced by load conditions. Systems applications well below the specified output loading may require timing considerations for some designs, i.e., multiplexed displays or when used in combination with sink drivers in a totem pole configuration.

Positive (negative) current is defined as going into (coming out of) the specified device pin.

* Operation at a clock frequency greater than the specified minimum value is possible but not warranteed.



TIMING REQUIREMENTS

 $(T_A = +25^{\circ}C, V_{DD} = 5 V, \text{ Logic Levels are } V_{DD} \text{ and Ground})$

 A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time)	′5 ns
 B. Minimum Data Active Time After Clock Pulse (Data Hold Time)	′5 ns
C. Minimum Data Pulse Width15	i0 ns
D. Minimum Clock Pulse Width15	0 ns
E. Minimum Time Between Clock Activation and Strobe	0 ns
F. Minimum Strobe Pulse Width10	0 ns
 G. Typical Time Between Strobe Activation and Output Transistion	0 ns
Timing is representative of a 3.3 MHz clock. Higher speeds may be attain	able

with increased supply voltage; operation at high temperatures will reduce the specified maximum clock frequency.

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUT-PUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to the respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.

When the OUTPUT ENABLE input is high, all of the output buffers are disabled (off) without affecting the information stored in the latches or shift register. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.


TRUTH TABLE

	Clock Input	Shift Register Contents						Serial		Latch Contents							Output Contents					
			I ₂	l ₃		I _{N-1}	I _N	Data Output	Strobe Input	I ₁	I ₂	I ₃		I _{N-1}	I _N	Output Enable	I ₁	I ₂	l ₃		I _{N-1}	I _N
н	Г	н	R_1	R_2		R _{N-2}	R _{N-1}	R _{N-1}														
L	Г	L	R_1	R_2		R _{N-2}	R _{N-1}	R _{N-1}														
Х	l	R_1	R_2	R_3		R _{N-1}	R _N	R _N														
		Х	Х	Х		Х	Х	Х	L	R ₁	R_2	R_3		R _{N-1}	R _N							
		P ₁	P_2	P_3		P _{N-1}	P _N	P _N	н	P ₁	P_2	P_3		P _{N-1}	P _N	L	P ₁	P_2	P_3		P _{N-1}	P _N
							Х	Х	Х		Х	Х	Н	L	L	L		L	L			

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000



TYPICAL APPLICATION SOLENOID OR RELAY DRIVER


Dwg. No. A-12,548

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.




NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Lead thickness is measured at seating plane or below.
- 4. Supplied in standard sticks/tubes of 25 devices.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
 - 3. Supplied in standard sticks/tubes of 47 devices or add "TR" to part number for tape and reel.