# Chopper-Stabilized Position Sensor IC with Speed and Direction Output

FEATURES AND BENEFITS

- Digital output with speed and direction information provides ferromagnetic target position information
- Electrical offset compensation through chopper stabilization
- Dual zero-crossing with internal hysteresis
- Highly repeatable across operating temperature range
- Automatic Gain Control and Automatic Offset Adjust circuits result in air gap independent switch points
- Robust test coverage capability using Scan Path and IDDQ measurement

PACKAGE: 4-pin SIP (suffix SG)

Not to scale

DESCRIPTION

The ATS694LSG is an optimized Hall-effect sensing integrated circuit and rare-earth pellet combination that provides a user-friendly solution for true zero-speed digital gear-tooth sensing. The ATS694 provides speed and direction information through a variable pulse width output protocol. The device can be used to sense rotating ferromagnetic targets.

Three Hall plates are used to create two differential channels. These channels, along with advanced direction detection algorithms, are used to produce a highly accurate speed output. The combination of high accuracy with direction information provides absolute position on most crank targets even in cases of engine backlash.

Advanced calibration techniques are used to optimize signal offset and amplitude. This calibration, combined with the digital tracking of the signal, results in accurate switch points across the full range of air gap and operating temperature. The open-drain output provides a voltage output such that the time between falling electrical edges (period) corresponds to the speed, and the time between a falling edge and corresponding rising edge (pulse width) indicates direction.

The ATS694 is provided in a 4-pin SIP package that is lead (Pb) free, with 100% matte tin leadframe plating.

Functional Block Diagram

SELECTION GUIDE*

Part Number
ATS694LSGTN-[*a a a a a*]-T

*Contact Allegro™ for additional packing options.

Configuration Options

ATS694LSGTN- ☐ ☐ ☐ ☐ ☐ -T

Leadframe Plating: T – 100% matte tin

Reverse Pulse Width, $t_{W(REV)}$:
D – Default, 90 μs
E – Extended, 135 μs

Tracking DAC Update Method:
B – Bounded DAC update

Fixed Differential Offset Compensation:
O – Fixed offset compensation applied

Output Pulse Location:
N – Pulse opposite tooth
S – Pulse opposite valley

Forward Pulse, $t_{W(FWD)}$, Rotation Direction:
F – Forward, target movement from pin 1 to pin 4
R – Reverse, target movement from pin 4 to pin 1

Allegro Identifier and Device Type: ATS694
Operating Temperature Range, T_A : L (–40°C to 150°C)
Package Designation: SG
Instructions (Packing): TN (Tape and reel, 800 pieces per 13-in. reel)

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Unit
Supply Voltage	V_{CC}	Refer to Power Derating section	28	V
Reverse Supply Voltage	V_{RCC}		−18	V
Reverse Output Voltage	V_{ROUT}	$R_{PU} > 1000\ \Omega$	−0.5	V
Output Current	$I_{OUTSINK}$	Internal current limiting is intended to protect the device from output short circuits, but is not intended for continuous operation.	25	mA
Reverse Output Current	I_{ROUT}	$V_{OUT} > -0.5$ V, $T_A = 25°C$	−50	mA
Operating Ambient Temperature	T_A	Range L	−40 to 150	°C
Maximum Junction Temperature	$T_J(max)$	Continuous	165	°C
Storage Temperature	T_{stg}		−60 to 170	°C

Pinout Diagram

Terminal List

Number	Name	Function
1	VCC	Supply voltage
2	VOUT	Open drain output
3	TEST	Test pin (MUX)
4	GND	Ground

OPERATING CHARACTERISTICS: Valid at V_{CC} and T_A within specification, unless otherwise specified

Characteristic	Symbol	Test Conditions		Min.	Typ.	Max.	Unit [1]
ELECTRICAL CHARACTERISTICS							
Supply Voltage	V_{CC}	Continuous, $T_J < T_J$(max)		4.0	–	24	V
Reverse Supply Voltage	V_{RCC}	Continuous		–18	–	–	V
Undervoltage Lockout	$V_{CC(UV)}$	V_{CC} 0 → 5 V and V_{CC} 5 → 0 V		–	–	3.9	V
Supply Zener Clamp Voltage	$V_{Zsupply}$	$I_{CC} = I_{CC}$(max) + 3 mA, T_A = 25°C		28	–	–	V
Reverse Supply Zener Clamp Voltage [2]	$V_{RZsupply}$	I_{CC} = –3 mA, T_A = 25°C		–	–	–18	V
Supply Current	I_{CC}	Running mode current		4	–	15	mA
	$I_{CC(CAL)}$	Calibration mode current		–	–	15.7	mA
Supply Zener Current	$I_{Zsupply}$	V_{CC} = 28 V, T_A = 25°C, Running mode		–	–	18	mA
Reverse Supply Current	I_{RCC}	V_{CC} = –18 V		–	–	–3	mA
Test Pin Zener Clamp Voltage	V_{ZTEST}			–	7	–	V
POWER-ON CHARACTERISTICS							
Power-On State	POS	$V_{CC} > V_{CC}$(min), connected as in figure 8		–	High	–	V
Power-On Time [3]	t_{PO}			–	–	1	ms
OUTPUT STAGE CHARACTERISTICS							
Output On Voltage	$V_{OUT(SAT)}$	I_{OUT} = 20 mA, output = On state		–	200	500	mV
Output Off Voltage	$V_{OUT(OFF)}$	Continuous		–	–	24	V
Output Zener Clamp Voltage	$V_{Zoutput}$	I_{OUT} = 3 mA, T_A = 25°C		27	–	–	V
Output Zener Current	$I_{Zoutput}$	V_{OUT} = 27 V		–	–	3	mA
Output On Current	$I_{OUT(ON)}$			0	–	25	mA
Output Leakage Current	$I_{OUT(OFF)}$	Output = Off state, V_{OUT} = 24 V		–	0.1	10	µA
Output Current Limit	$I_{OUT(LIM)}$	Output = On state, R_{PU} = 0 Ω, $T_J < T_J$(max)		30	–	80	mA
Pulse Width [4]	$t_{W(CAL)}$	Calibration mode, forward or reverse target rotation; V_{PU} = 5 V, R_{PU} = 1 kΩ, C_L = 4.7 nF; measured on VOUT at 0.5 × V_{PU}		38.25	45	51.75	µs
	$t_{W(FWD)}$	Running mode, forward target rotation; V_{PU} = 5 V, R_{PU} = 1 kΩ, C_L = 4.7 nF; measured on VOUT at 0.5 × V_{PU}		38.25	45	51.75	µs
	$t_{W(REV)}$	Running mode, reverse target rotation; V_{PU} = 5 V, R_{PU} = 1 kΩ, C_L = 4.7 nF; measured on VOUT at 0.5 × V_{PU}	Option D, for default reverse pulse width	76.5	90	103.5	µs
			Option E, for extended reverse pulse width	114.75	135	155.25	µs
Pulse Width Ratio	$t_{W(REV)}$ / $t_{W(FWD)}$	V_{PU} = 5 V, R_{PU} = 1 kΩ, C_L = 4.7 nF; measured on VOUT at 0.5 × V_{PU}	Option D, for default reverse pulse width	1.7	2.0	2.4	–
			Option E, for extended reverse pulse width	2.55	3.0	3.6	–

OPERATING CHARACTERISTICS (continued): Valid at V_{CC} and T_A within specification, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit [1]
OUTPUT STAGE CHARACTERISTICS (continued)						
Output Rise Time	t_r	Measured 10% to 90% of V_{OUT}; V_{PU} = 5 V, R_{PU} = 1 kΩ, C_L = 4.7 nF	–	10	–	µs
Output Fall Time	t_f	Measured 90% to 10% of V_{OUT}; see figure 1; V_{PU} = 5 V, R_{PU} = 1 kΩ, C_L = 4.7 nF	1.6	2.5	3.8	µs
		Measured 90% to 10% of V_{OUT}; see figure 1; V_{PU} = 12 V, R_{PU} = 1 kΩ, C_L = 4.7 nF	–	4.3	–	µs
		Measured 90% to 10% of V_{OUT}; see figure 1; V_{PU} = 24 V, R_{PU} = 1 kΩ, C_L = 4.7 nF	–	7.6	–	µs
Output Delay Time [5]	t_d	1 kHz sinusoidal input signal	12.5	17	21.5	µs
Minimum Separation Between Consecutive Output Pulses	t_{OUTsep}	Includes separation between pulses during a direction change	38.25	45	51.75	µs

*Continued on the next page…*

Figure 1. Definitions of Output Delay Time, t_d, and Output Fall Time, t_f

OPERATING CHARACTERISTICS (continued): Valid at V_{CC} and T_A within specification, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit [1]
Performance Characteristics						
Mechanical Shift of Switch Point	d_{ST}	Distance from target feature center to IC center when V_{PROCST} occurs (will be shifted an additional $0.5 \times T_{TARGET}$ due to asymmetric Hall elements, see figure 2)	–	0.5	–	mm
Absolute Phase Error During Calibration	err_{CAL}	Given forward target rotation (will be $0.5 \times T_{TARGET}$ (see figure 3) out of phase if target is rotating in reverse)	$-0.25 \times T_{TARGET}$	–	$0.25 \times T_{TARGET}$	–
Relative Repeatability [6]	$err_{\theta E}$	100 G_{pk-pk} sinusoidal signal with 6° period; f_{IN} = 1000 Hz	–	–	0.05	deg.
Operating Frequency	$f_{IN(FWD)}$	Correct speed information, forward rotation	0	–	10	kHz
	$f_{IN(REV)}$	Correct speed information, reverse rotation	0	–	5	kHz
Time to First Output Edge	$t_{OUT(init)}$	After t_{PO} elapses, f_{IN} < 600 rpm	–	T_{TARGET}	–	–
Initial Calibration Interval	CAL_I	f_{IN} < 600 rpm, $B_{IN}(max)/B_{IN}(min) \le 1.2$ where B_{IN} includes: runout, tooth-to-tooth variation, and signature amplification	–	3	6	output pulse
		f_{IN} < 600 rpm, $B_{IN}(max)/B_{IN}(min) > 1.2$ where B_{IN} includes: runout, tooth-to-tooth variation, and signature amplification	–	7	11	output pulse
Direction Change Recognition	N_{CD}		–	1	–	switch-point

Continued on the next page…

Figure 2. Definition of Mechanical Shift of Switch Point

V_{PROC} = the processed analog signal of the sinusoidal magnetic input (per channel)

T_{TARGET} = period between successive sensed target magnetic edges of the same polarity (for a ferromagnetic target, both rising or both falling mechanical edges)

Figure 3. Definition of T_{TARGET}

OPERATING CHARACTERISTICS (continued): Valid at V_{CC} and T_A within specification, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Unit [1]
PERFORMANCE CHARACTERISTICS (continued)						
Missed or Extra Output Pulses in Running Mode	err_{OUT}		–	–	0	output pulse
Stop Mode Timer Period	t_{SM}	Timer interval to initiate Stop mode; no sensed magnetic edges	–	5	–	s
Chopper Frequency	f_C		–	250	–	kHz
Switch Point	$V_{PROC(ST)}$	Speed channel, see figure 4	45	50	55	$\%V_{pk-pk}$
Internal Hysteresis	$V_{PROC(hys)}$	Speed channel, one-sided; see figure 4	–	12.5	–	$\%V_{pk-pk}$
MAGNETIC CHARACTERISTICS						
Differential Magnetic Input Signal	B_{IN}	Speed channel, B_{CHSEP} within specification	50	–	1100	G_{pk-pk}
Allowable User-Induced Magnetic Offset	B_{OFFSET}	Magnitude valid for both Speed and Direction channels; magnetic offset between center and outer Hall elements	–100	–	100	G

Continued on the next page…

Figure 4. Establishment of thresholds, using internal hysteresis (Speed channel)

Figure 5. Differential signature amplification and sequential signal variation

OPERATING CHARACTERISTICS (continued): Valid at V_{CC} and T_A within specification, unless otherwise specified

Characteristic	Symbol	Test Conditions		Min.	Typ.	Max.	Unit [1]
MAGNETIC CHARACTERISTICS (continued)							
Allowable Differential Signal Reduction	$B_{SEQ}(min)/$ $B_{SEQ}(max)$	Over 60 cycles, excluding signature region, see figure 5		0.40	–	–	–
		Over 3 consecutive cycles, excluding signature region, see figure 5		0.8	–	–	–
	$B_{SEQ(n+1)}/$ $B_{SEQ(n)}$	Single cycle-to-cycle variation, both channels; Includes signature (B_{SIG}) amplification, see figure 5		0.8	–	2.0	–
TARGET CHARACTERISTICS							
Required Channel Separation	B_{CHSEP}	Measured between Speed and Direction channels; measured on normalized (0 to 100%) differential magnetic signals (see Target Definition section)	Opposite switching feature, $0.25 \times B_{SEQ}$ (max)$< B_{IN} <$ 0.75 B_{SEQ} (max)	30	–	–	%
			Opposite non-switching feature, no signal cross-over, 0.25 $\times B_{SEQ}$ (max)$< B_{IN} <$ 0.75 B_{SEQ} (max)	0	–	–	%
Safe Signal Inversion Range	$B_{INV(POS)}$	Measured on normalized (0 to 100%) differential magnetic signals (see Target Definition section)		75	–	–	%
	$B_{INV(NEG)}$			–	–	25	%

[1] 1 G (gauss) = 0.1 mT (millitesla).
[2] Sustained voltages beyond the clamp voltage may cause permanent damage to the IC.
[3] Measured from $V_{CC} \geq V_{CC}$(min) to time when output signal is capable of switching on a magnetic stimulus.
[4] Pulse widths measured at 50% threshold on both rising and falling edges.
[5] Time between magnetic signal switch point crossing and electrical output signal reaching 90% of $V_{OUT(OFF)}$ = high (see figure 1).
[6] 6-sigma using 360°-repeatability method on sinusoidal signal over greater than 1000 edges; constant speed, air gap, and temperature.

Power Derating

Thermal Characteristics may require derating at maximum conditions, see Power Derating section

Characteristic	Symbol	Test Conditions*	Value	Unit
Package Thermal Resistance	$R_{\theta JA}$	Single layer PCB, with copper limited to solder pads	126	ºC/W
		Single layer PCB, with copper limited to solder pads and 3.57 in.^{2} (23.03 cm^2) copper area each side	84	ºC/W

*Additional thermal information available on the Allegro website

Power Derating Curve

Power Dissipation versus Ambient Temperature

FUNCTIONAL DESCRIPTION

Sensing Technology

The sensor IC contains a single-chip differential Hall-effect sensor IC, a samarium cobalt pellet, and a flat ferrous pole piece (concentrator). The Hall-effect circuit supports a trio of Hall elements. These are used in differential pairs to provide an electrical signal containing information regarding edge position and direction of the target.

Target Profiling

After proper power is applied to the sensor IC, it is capable of providing digital information that is representative of the magnetic features of a rotating target. The waveform diagrams in figure 6 present the automatic translation of the target mechanical profiles, through their induced magnetic profiles, to the digital output signal of the sensor IC. No additional optimization is needed and minimal processing circuitry is required. This ease of use reduces design time and incremental assembly costs for most applications.

Direction Detection

The sensor IC compares the relative phase of its two differential channels to determine which direction the target is moving. The relative switching order is used to determine the direction, which is communicated through the output.

The relative direction of rotation is indicated by the relative pulse widths of the output in Running mode. The output can be programmed to provide the relatively short "forward" pulses, $t_{W(FWD)}$ (45 μs, typ.), when the target rotation is from pin 1 to pin 4 (option F) or from pin 4 to pin 1 (option R), as shown in figure 7. In addition, two pulse widths are available for the relatively longer "reverse" pulses, $t_{W(REV)}$ (option D, 90 μs, typ., and option E, 135 μs, typ.).

Note: For proper functionality, the output must be programmed such that the signature region is a non-switching feature (see Application Information section).

Pulse Occurrence Location

The output pulse can be programmed to occur at the target mechanical features of either polarity. The output pulse can be


Figure 6. The magnetic profile reflects the features of the target, allowing the sensor IC to present an accurate digital output.

Figure 7. Rotation Direction Definitions

programmed to occur at the center of a tooth (option N) or at the center of a valley (option S).

Switch Points

The Running mode switch points of the ATS694 are established dynamically as a percentage of the amplitude of the internal signal, V_{PROC}. Two DACs track the peaks of each V_{PROC} channel. The switching thresholds are established at fixed percentages of the values held in the DACs. The positions of the switching thresholds within these ranges are selected where the most accurate and consistent output switching is ensured, and where direction detection can be achieved in the presence of targets containing signature regions. Because the thresholds are established dynamically as a percentage of the peak-to-peak signal (see figure 4), the effect of a signal shift is minimized.

Operating Modes

Calibration Mode

After the Power-On Time has elapsed, the Calibration period begins. While calibration is performed, the sensor IC begins to internally detect the magnetic profile of the target. The output becomes active after $t_{OUT(init)}$, at the first detection of a target switching feature generating a switch point.

The gain of the sensor IC is adjusted during the Calibration period, normalizing the internal signal amplitude for the air gap range of the device. This Automatic Gain Control (AGC) feature ensures that operational characteristics are isolated from the effects of installation air gap variation.

Automatic Offset Adjustment (AOA) is circuitry that compensates for the effects of chip, magnet, and installation offsets. (The capability of AOA is indicated by the Allowable User-Induced

Magnetic Offset, B_{OFFSET}, in the Operating Characteristics table.) This circuitry works with the AGC during calibration to help center V_{PROC} in the dynamic range to allow for DAC acquisition of signal peaks.

Calibration mode also allows for the peak detecting DACs to properly acquire the magnetic signal, so that Running mode switch points can be accurately computed.

Output pulses during calibration have a distinct pulse width, $t_{W(CAL)}$. (Target rotation direction information, indicated by output pulse width, is available in Running mode, after calibration is complete.)

Running Mode

After calibration is complete, target relative rotation direction information is available. This information is communicated through the output pulse width.

Peak-tracking DAC algorithms allow tracking of signal drift resulting from temperature changes, as well as tracking of target variations, such as pole-to-pole variation and effective runout. Automatic Offset Adjustment remains active, allowing the IC to compensate for offsets induced by temperature variations over time.

Stop Mode

In certain engine management applications, it is possible for large temperature changes to occur when the target is stationary. These temperature changes can affect the differential magnetic signals. The Stop mode algorithm is engaged to compensate for such shifts in the processed signal that may be seen during stop and go conditions. Several observed edges of target rotation are required to leave Stop mode and return to Running mode.

APPLICATION INFORMATION

Power Supply Protection
The ATS694 contains an on-chip regulator and can operate across a wide supply voltage range. For applications using an unregulated power supply, transient protection may be added externally. For applications using a regulated supply line, EMI and RFI protection may still be required. Figure 8 shows the minimum circuitry needed for proper operation of the sensor IC. Contact Allegro for information on EMC specification compliance.

Target Design
The ATS694 is designed to provide highly accurate switching at each switching feature detected, including switching at the first switching feature after power-on and at the first switching feature after a reversal in the direction of target rotation. To support this functionality, the target must generate two tandem, differential magnetic profiles with discernible leading/lagging characteristics. The determination of speed and direction are resolved by the device through evaluation of the temporal separation between two differential signals (see Functional Description section). Guidelines described here outline differential magnetic signal traits with which the device will give proper output.

Signal Differentiation at Switching Features
In order to optimize the separation between the profiles from the two differential signals, the sinusoidal waves comprising the magnetic profiles should be in quadrature, as illustrated in figure 9.

For the ATS694, a *switching feature* can either be a tooth or a valley of a ferromagnetic target, depending on the Output Pulse Location option (N or S). To achieve quadrature, the pitch of the switching features should be approximately twice the distance between (a) the midpoint of Hall elements E1 and E2, and (b) the midpoint of Hall elements E2 and E3. This amounts to a switching feature pitch of 3.2 mm. Output switching occurs at a B_{ST} point (50% of B_{SEQ}) that occurs at a switching feature. The B_{ST} point can be on either a rising or a falling slope of the Speed channel magnetic signal.

Either channel differential signal can be leading or lagging the other, according to the relative direction of target rotation. When a switching feature is adjacent to the device, the difference between the leading differential signal and the lagging differential signal must be at least 30% of the peak-to-peak amplitude in the sequential regions, B_{SEQ}. (Sequential regions are target areas where the switching features are periodic and of uniform configuration, generating a consistent magnetic profile. (See figure 5.)

Safe Signal Inversion Ranges at Peaks
The serial order of the leading and lagging sine waves can be maintained by proper target design, as described here. However,


Figure 8. Typical Application Diagram, showing minimum application circuit requirements

Figure 9. Channel separation and signal inversion definitions

as illustrated in figure 9, two sine waves of equal amplitude and period, but phase-shifted, must invert relative amplitudes every half-cycle. To ensure proper switching, the target must be designed so that the cross-over occurs in the Safe Signal Inversion ranges: either in the Negative range, $B_{INV(NEG)}$, at less than 25% of full scale B_{SEQ} (near the negative signal peaks) or in the Positive range, $B_{INV(POS)}$, at more than 75% of full scale (B_{SEQ} near the positive signal peaks).

Non-Switching Features

When non-switching features are adjacent to the device, the constraints on the differential magnetic signals are less stringent, because no output pulses are generated at those intervals. However, channel signal separation greater than zero must be maintained so that the leading/lagging relationship of the signals is not reversed.

Use of Signature Regions

Signature regions are target features that are disproportionately long relative to the sequential features. As a result, they can generate differential signal peaks that differ from the peaks generated by the sequential regions (see figure 5). The device accommodates these peaks, and switching occurs at relatively the same switch point as on sequential features. The effect of a signature region would be a delay in reaching the next switch point.

The extension of the signal period significantly reduces the slope of the magnetic gradient around the midpoint of a signature feature. In fact, for relatively large signature features, the magnetic gradient can become nearly flat, as shown in figure 5. The slack magnetic signal also makes it difficult to maintain the necessary channel separation required for a switching feature. For these reasons, the device accommodates only signature features that are non-switching features.

POWER DERATING

Power Derating

The device must be operated below the maximum junction temperature of the device, T_J(max). Under certain combinations of peak conditions, reliable operation may require derating supplied power or improving the heat dissipation properties of the application. This section presents a procedure for correlating factors affecting operating T_J. (Thermal data is also available on the Allegro MicroSystems website.)

The Package Thermal Resistance, $R_{\theta JA}$, is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to the ambient air. Its primary component is the Effective Thermal Conductivity, K, of the printed circuit board, including adjacent devices and traces. Radiation from the die through the device case, $R_{\theta JC}$, is a relatively small component of $R_{\theta JA}$. Ambient air temperature, T_A, and air motion are significant external factors, damped by overmolding.

The effect of varying power levels (Power Dissipation, P_D) can be estimated. The following formulas represent the fundamental relationships used to estimate T_J, at P_D.

$$P_D = V_{IN} \times I_{IN} \tag{1}$$

$$\Delta T = P_D \times R_{\theta JA} \tag{2}$$

$$T_J = T_A + \Delta T \tag{3}$$

For example, given common conditions such as: $T_A= 25°C$, $V_{CC} = 12$ V, $I_{CC} = 7$ mA, and $R_{\theta JA} = 126$ °C/W, then:

$$P_D = V_{CC} \times I_{CC} = 12\ V \times 7\ mA = 84\ mW$$

$$\Delta T = P_D \times R_{\theta JA} = 84\ mW \times 126\ °C/W = 10.6°C$$

$$T_J = T_A + \Delta T = 25°C + 10.6°C = 35.6°C$$

A worst-case estimate, P_D(max), represents the maximum allowable power level (V_{CC}(max), I_{CC}(max)), without exceeding T_J(max), at a selected $R_{\theta JA}$ and T_A.

Example: Reliability for V_{CC} at $T_A=150°C$, package SG, using single layer PCB.

Observe the worst-case ratings for the device, specifically: $R_{\theta JA}=126°C/W$, T_J(max)$=165°C$, $V_{CC(absmax)}=24$ V, and $I_{CC} = 12$ mA.

Calculate the maximum allowable power level, P_D(max). First, invert equation 3:

$$\Delta T(max) = T_J(max) – T_A = 165°C – 150°C = 15°C$$

This provides the allowable increase to T_J resulting from internal power dissipation. Then, invert equation 2:

$$P_D(max) = \Delta T(max) \div R_{\theta JA} = 15°C \div 126\ °C/W = 119\ mW$$

Finally, invert equation 1 with respect to voltage:

$$V_{CC(est)} = P_D(max) \div I_{CC} = 119\ mW \div 12\ mA = 9.9\ V$$

The result indicates that, at T_A, the application and device can dissipate adequate amounts of heat at voltages $\leq V_{CC(est)}$.

Compare $V_{CC(est)}$ to V_{CC}(max). If $V_{CC(est)} \leq V_{CC}$(max), then reliable operation between $V_{CC(est)}$ and V_{CC}(max) requires enhanced $R_{\theta JA}$. If $V_{CC(est)} \geq V_{CC(max)}$, then operation between $V_{CC(est)}$ and V_{CC}(max) is reliable under these conditions.

Package SG, 4-Pin SIP

For Reference Only – Not for Tooling Use
(Reference DWG-0000392)
Dimensions in millimeters. NOT TO SCALE.
Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown

Top View
Gate Location

30° REF

0.60
1.60   1.00

Hall elements (E1, E2, E3), not to scale
1.50 REF (2×)
E2
E1
E3

0.10 MAX (16×)
Dambar protrusion

0.60 ±0.10 (4×)

0.40 ±0.10 (4×)

Sensor Elements

⌖ Ø0.3 B A Ⓢ

Angular Die Placement: ±3°

5.50 ±0.10

1.60 ±0.10
0.80 REF
1.0 REF

2.75 REF

0.635 REF

1.27 ±0.10 (×3)

0.60 (4×)

5.50 ±0.05
0.71 ±0.05
0.50 +0.15 −0.05
1.50 ±0.10 (4×)

0.43 ±0.025
Nominal Active Area Depth Ref

4.41 ±0.10
B

0.38 +0.06 −0.04
Plating included

0.71 ±0.10

10° REF

0.71 ±0.10

Ø3.0
Ejector pin
A
Ø8.00 ±0.05
Magnet Side
Tiebar
R0.3 REF (8×)
5.80 ±0.05
2.90 ±0.05
1.70 ±0.10
4.70 ±0.10
24.65 ±0.10
15.30 ±0.10

Tiebar
Ø1.5 Ejector pin (2×)

1.80 ±0.10
End view of molded lead bar

𝒜
Lot Number
XXX
Date Code

Standard Branding Reference View

Lines 2, 3, 4 = 7 characters.

Line 1: Logo A molded in
Line 2: 7-digit alpha numeric Lot Number
Line 3: Last 3 digit of Part Number.
     Additional suffixes may be
     added to Part number as required.
Line 4: 4-digit Date Code

Center align

Branding scale and appearance at supplier discretion

Revision History

Revision	Change	Pages	Responsible	Date
0	initial release	all	M. Morris	November 27, 2012
1	Updated package drawing and other minor editorial updates	all	R. Couture	September 22, 2021