


| Layer | Name | Material | Thickness | Constant | Board Layer Stack |
|--------|---------------|---------------------|-----------|-----------|----------------------|
| 1 | TopOverlay | | | | |
| 2 | TopSolder | Solder Resist | 0.40mil | 3.5 | |
| 3 | TopLayer | Copper | 5.60mil | | |
| 4 | Dielectric1 | FR-4 | 50.80mil | 4 | |
| 5 | BottomLayer | Copper | 5.60mil | | |
| 6 | BottomSolder | Solder Resist | 0.40mil | 3.5 | |
| 7 | BottomOverlay | | | | |
| Symbol | Count | Hole Size | Plated | Hole Type | Hole Length |
| ⌘ | 100 | 15.00mil (0.381mm) | PTH | Round | - |
| □ | 8 | 32.00mil (0.813mm) | PTH | Round | - |
| ⊙ | 32 | 42.00mil (1.067mm) | PTH | Round | - |
| ▣ | 1 | 50.00mil (1.270mm) | NPTH | Slot | 620.00mil (15.748mm) |
| ✕ | 2 | 56.00mil (1.422mm) | PTH | Round | - |
| ⊕ | 11 | 62.00mil (1.575mm) | PTH | Round | - |
| ▼ | 4 | 125.00mil (3.175mm) | PTH | Round | - |
| ★ | 2 | 266.00mil (6.756mm) | PTH | Round | - |
| | 160 Total | | | | |

Slot definitions : Routed Path Length = Calculated from tool start centre position to tool end centre position.
Hole Length = Routed Path Length + Tool Size = Slot length as defined in the PCB layout

Layers not for PCB fabrication (ignore if present in zip file)
Mechanical Layer 2 *.gm2 is footprint notes (not for fab house)
Mechanical Layer 3 *.gm3 is hole location guide
Mechanical Layer 5 *.gm5 is topside labels (if no silk)
Mechanical Layer 6 *.gm6 is bottomsides labels (if no silk)
Mechanical Layer 13 *.gm13 is 3D Bodies
Mechanical Layer 15 *.gm15 is Component Courtyard
Mechanical Layer 16 *.gm16 is Topside height restrictions
Mechanical Layer 17 *.gm17 is Bottomside height restrictions
Keepout layer *.gko is for internal usage only, and is not to be used by board house
*.gpb and *.gpt are pad master layers, and are not used (ignore if in zip file)

Layers for PCB fabrication:
Mechanical Layer 1 *.gm1 is Board Outline, slots and circular cutouts
Mechanical Layer 4 *.gm4 is board outline dimensions
Mechanical Layer 7 *.gm7 is FAB drawing notes
Mechanical Layer 8 *.gm8 is top selective hard gold
Mechanical Layer 9 *.gm9 is bottom selective hard gold
Mechanical Layer 20 *.gm20 is top layer shorting traces
Mechanical Layer 21 *.gm21 is bottom layer shorting traces
Mech layer 20 and 21 already combined with top and bottom, but provided to show where deliberate shorts exist between different nets.
*.gtl and *.gbl are top and bottom layers
*.gto and *.gbo are top and bottom layer silkscreen (aka overlay)
*.gts and *.gbs are top and bottom soldermask
*.drl is NC Drill
*.apr is aperature file
*.gpx (where x is a number) are plane layers. Refer to stackup table for location
Plane layers are negative layers (all other layers positive)
*.gx (where x is a number) are internal layers. Refer to stackup table for location



FAB Drawing / FAB Notes and Requirements

- Finished PCB is RoHS
- Dimensions are in inches, unless otherwise noted.
- Applicable Standards:
 - Manufacture in accordance to IPC-6011, IPC-6012 for Class 2 applications.
 - PCB shall meet acceptance criteria as required for Class 2 PCB as defined in IPC-600
 - UL Approved to a minimum catagory of 94V0.
- Laminate:
 - Thickness: 0.062inch +/- 10%
 - Type: high temp FR4
 - This line left blank
 - Core/prepreg thickness:
 - See chart to left.
 - Core/prepreg thicknesses to be roughly uniform thickness or +/-5mil from indicated
 - No impedance controlled stackup required
- Copper:
 - Layer Count: 2
 - Finish copper to thickness indicated in stackup table.
 - This line intentionally left blank.
 - Plated through holes: plate to 1mil min copper thickness
 - Trace separation: 12mil
 - Trace min width: 15mil
 - Line width reduction due to pinholes nicks or shrinking: 20% max.
 - No impedance controlled route used; no trace width adjustment required.
- If PCB has regions where more than 1 square inch of soldermask is removed:
 - All PCB lands in this region (square and round) are to be 100% pristine.
 - Lands outside this region may remain at 80% pristine as defined by IPC-6012.
 - Board flatness in this region shall not exceed 0.001inch total
- Total board flatness shall not exceed 0.002inch per inch.
- Artwork layer registration shall be within 0.003inch total.
- Surface Finish:
 - Immersion Gold
 - No hard gold plating required.
- Soldermask:
 - Top/Bottom soldermask required
 - Soldermask color shall be blue
 - Soldermask finish may be matte or glossy.
 - Soldermask openings may be modified to remove soldermask slivers. Other alterations require approval.
- Silkscreen
 - Top/bottom silkscreen required.
 - Silkscreen color shall be white.
 - Min silkscreen line width: 4mil
 - Epoxy or acrylic ink allowed
 - Photoimaging or inkject printing shall be used
 - Allegro Logo shall be printed as accurately as possible.
 - Silkscreen imperfections in other regions allowed. Do not hold job for minor blemishes elsewhere.
- Drill holes:
 - No blind or buried vias.
 - Hole sizes are specified after plating.
 - No via in pad used. No via filling required.
 - If not stated elsewhere: drill diam tolerance is +/-5mil
 - If not stated elsewhere: drill registration is +/-3mil
- Mill separate or v-score according to mech1 (*.gm1) layer
- Electrical testing required.
- Contact information:
 - Shawn Upton supton@allegromicro.com, 603.626.2429
 - If fast turn board, 24hr contact info: N/A

