DESCRIPTION
The Allegro MicroSystems Half-Bridge Driver-Switch APEK85111KNH-01-T-MH is a demonstration board containing two APEK85111KNH GaN FET drivers and two GaN FETs configured in a half-bridge configuration.

FEATURES
The APEK85111KNH-01-T-MH can be used to perform double-pulse tests, or to interface the half bridge to an existing LC power section, both as shown in this guide.

The isolated APEK85111KNH driver does not require secondary side power or bootstrap components. Gate drive power is supplied to the secondary side from the primary-side supply voltage, $V_{DRV}$. The amplitude of the gate drive can be varied by adjusting the voltage setting resistors as described in this guide.

EVALUATION BOARD CONTENTS
• APEK85111KNH-01-T-MH evaluation board.

Table of Contents
Description............................................................................. 1
Features .............................................................................. 1
Evaluation Board Contents .................................................. 1
Using the Evaluation Board .................................................. 3
Gate Pull-Up and Pull-Down Resistors................................. 3
Enable Sequence................................................................. 4
Start Sequence .................................................................. 5
Measurement Points ........................................................... 6
Propagation Delay ............................................................... 6
Double-Pulse Test ............................................................... 7
Double-Pulse Test Results ................................................... 8
Schematic ........................................................................... 9
PCB Layout ........................................................................ 10
Bill of Materials ................................................................. 11
Revision History ................................................................. 12
DANGER

DO NOT TOUCH THE BOARD WHEN IT IS ENERGIZED AND ALLOW ALL COMPONENTS TO DISCHARGE COMPLETELY PRIOR HANDLING THE BOARD.

HIGH VOLTAGE CAN BE EXPOSED ON THE BOARD WHEN IT IS CONNECTED TO POWER SOURCE. EVEN BRIEF CONTACT DURING OPERATION MAY RESULT IN SEVERE INJURY OR DEATH.

Ensure that appropriate safety procedures are followed. This evaluation kit is designed for engineering evaluation in a controlled lab environment and should be handled by qualified personnel ONLY. Never leave the board operating unattended.

WARNING
Some components can be hot during and after operation. There is NO built-in electrical or thermal protection on this evaluation kit. The operating voltage, current, and component temperature should be monitored closely during operation to prevent device damage.

CAUTION
This product contains parts that are susceptible to damage by electrostatic discharge (ESD). Always follow ESD prevention procedures when handling the product.
USING THE EVALUATION BOARD

![Evaluation Board Diagram]

Figure 2: APEK85111KNH-01-T-MH Quick Start

1. Apply $V_{DRV} = 12$ V.
2. Link pins EN_PU and EN (if not using external enable control).
3. Apply input gate signals, with adequate dead time, to the IN_L and IN_H inputs.
4. Convenient test points are located on the test board as shown in the Measurement Points section. A suitable differential oscilloscope should be used to monitor the high-side gate signal from $V_{GH}$ to $V_{SW}$.

GATE PULL-UP AND PULL-DOWN RESISTORS

The APEK85111KNH gate driver has independent output pins for the gate pull-up and gate pull-down, allowing control of the turn-on and turn-off rise and fall times.

The default values for these resistors are:

- **OUTPU**: $R7$ and $R13 = 10$ Ω
- **OUTPD**: $R1$ and $R15 = 1$ Ω

These values can be modified to suit the application.
ENABLE SEQUENCE

The APEK85111KNH has an open-drain enable pin (EN) to facilitate a system-level wired-AND startup.

When the enable pin is externally pulled low, the driver is forced into a low-power mode. The driver output is pulled low in this mode. In the event of an internal fault condition, such as UVLO or typical startup delay, the EN pin is actively pulled low internally by the driver.

During typical operation, the pin is released by the driver and must be pulled high with an external pull-high resistor. This functionality can be used by the PWM controller as an indication that it can start sending IN pulses to the driver. It is typically wired-AND with the controller enable pin as shown in Figure 3.

The APEK85111KNH-01-T-MH evaluation board provides direct access to the EN pin on connector CONN1. Internally, the board contains a 100 kΩ pull-up resistor connected from $V_{DRV}$ to the EN_PU pin on connector CONN1 (see the Schematic section). If external control of the enable function is not required, pins EN and EN_PU must be linked together on CONN1 to make use of the internal 100 kΩ pull-up resistor to enable the driver. If the EN pin is left floating, the drivers do not respond to IN_L or IN_H input signals.

When the EN pin is pulled low, the driver output is disabled and pulls down the OUTPD pin, regardless of the IN pin level (high or low). The driver goes to a low-power standby mode, and the isolated $V_{SEC}$ bias rails are allowed to discharge. The rate of decay of $V_{SEC}$ depends on the value of the $C_{SEC}$ capacitor.

When the EN pin is subsequently pulled high, the driver reenables, and the isolated $V_{SEC}$ bias rails start to recharge.

Figure 3: APEK85111KNH Wired-AND Enable

When the EN pin is pulled low, the driver output is disabled and pulls down the OUTPD pin, regardless of the IN pin level (high or low). The driver goes to a low-power standby mode, and the isolated $V_{SEC}$ bias rails are allowed to discharge. The rate of decay of $V_{SEC}$ depends on the value of the $C_{SEC}$ capacitor.

When the EN pin is subsequently pulled high, the driver reenables, and the isolated $V_{SEC}$ bias rails start to recharge.
START SEQUENCE

The startup sequence of the APEK85111KNH is shown in Figure 4. Time $t_{\text{START}}$ is defined as the time after which $V_{\text{DRV}}$ reaches the UVLO rising level to the APEK85111KNH, releasing the EN internal pull-down.

Any PWM signal applied to IN must remain low until $V_{\text{DRV}} > \text{UV}$ threshold to avoid parasitic charging of the $V_{\text{DRV}}$ rail through the IN pin internal ESD structures.

After $V_{\text{DRV}}$ exceeds the UV enable threshold, a startup time delay, $t_{\text{START}}$, is required to allow all internal circuits to initialize and stabilize. During $t_{\text{START}}$, any IN signal inputs are ignored. EN internal pull-down remains active during $t_{\text{START}}$ and becomes disabled (i.e., go open-drain) only when $V_{\text{DRV}}$ has reached its UVLO voltage level, all on-chip voltages have stabilized, and the internal $t_{\text{START}}$ timer has elapsed. Thus, the EN pin can be used via a shared EN line to flag when $t_{\text{START}}$ has elapsed and the driver is ready to respond to PWM signals at the IN pin, as outlined previously in this guide.

![Figure 4: APEK85111KNH Startup Sequence](image-url)
**MEASUREMENT POINTS**

The APEK85111KNH-01-T-MH evaluation board contains convenient test points for monitoring the high- and low-side gate drives as well as the switch node, as shown in Figure 5.

When measuring $V_{GS,H}$, use a differential probe with suitable ratings for the applied bus voltage. The APEK85111KNH GaN FET drivers have bipolar output as shown in the Propagation Delay section. When measuring $V_{GS}$, both gate drives are measured relative to the source of their associated GaN FET. Therefore, the off-state voltage is negative.

To avoid pickup of spurious switching noise, it is important to use a low-inductance scope probe ground lead, as shown.

![Figure 5: Measurements Points](image)

**PROPAGATION DELAY**

- $V_{DRV} = 12\ V$
- Input = 100 kHz
- $R_{PU} = 10\ \Omega$, $R_{PD} = 1\ \Omega$
- Power train unloaded. That is, $VHV+ = 0\ V$.

![Figure 6: Typical Driver Output at 100 kHz](image)
DOUBLE-PULSE TEST

The double-pulse test is used to evaluate the switching characteristics of a power switch under hard switching but in a safe manner. For a low-side switch, the setup is as shown in Figure 7.

![Figure 7: Double-Pulse Test](image)

The low-side switch is driven with two pulses as shown in Figure 8. The high-side switch can be held off or driven with the inverse of the low-side gate switch (with adequate dead time).

![Figure 8: Double-Pulse Test Waveforms](image)

An inductor is placed in parallel with the high-side switch. The goal of this inductor is to establish the test level current in the low-side switch at the end of the first on pulse (1). The magnitude of the test level current at the end of period 1 is given by:

\[ I_L = \frac{V_{BUS}}{L} \cdot t_{ON,1} \]
During period 2, the inductor current naturally decays. The duration of period 2 should not be so long that inductor current deviates significantly from the desired test level.

During period 3, the inductor current again rises. Period 3 should not be so long that the inductor current rises to an excessive level.

The falling edge of pulse 1 is used to examine the hard turn-off characteristics of the switch. The rising edge of pulse 3 is used to examine the hard turn-on characteristics of the switch. By only applying these two pulses, the switches are only on for a very short time and should not overheat.

**DOUBLE-PULSE TEST RESULTS**

DPT Result 100 V, 15 A (R\textsubscript{PU} = 10 \Omega, R\textsubscript{PD} = 1 \Omega)

![DPT Result 100 V, 15 A Chart](image1)

- CH2(Green): Driver Output wrt VHV–
- CH3(Black): Switch Node
- CH4(Blue): Inductor Current (1 A/V)

DPT Overview

DPT Hard Switching Turn-Off

DPT Hard Switching Turn-On

**Figure 9: DPT 100 V, 15 A**

DPT Result 400 V, 60 A (R\textsubscript{PU} = 2 \Omega, R\textsubscript{PD} = 1 \Omega)

![DPT Result 400 V, 60 A Chart](image2)

- CH2(Green): Driver Output wrt VHV–
- CH3(Black): Switch Node
- CH4(Blue): Inductor Current (1 A/V)

DPT Overview

DPT Hard Switching Turn-Off

DPT Hard Switching Turn-On

**Figure 10: DPT 400 V, 60 A**
Figure 11: APEK85111KNH-01-T-MH Schematic
PCB LAYOUT

Figure 12: APEK85111KNH-01-T-MH Top Overlay

Figure 13: APEK85111KNH-01-T-MH PCB Copper Layers
## BILL OF MATERIALS

Table 1: APEK85111KNH-01-T-MH Evaluation Board Bill of Materials

<table>
<thead>
<tr>
<th>Ref Name</th>
<th>Description</th>
<th>Value</th>
<th>Qty</th>
<th>Manufacturer</th>
<th>Manufacturer PN</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1, C2</td>
<td>CAP CERALINK, 1 µF,500 V PLZT</td>
<td>1 µF</td>
<td>2</td>
<td>TDK</td>
<td>B58031U5105M062</td>
</tr>
<tr>
<td>C3, C4</td>
<td>CAP, CER, 75 pF, 50 V, NP0, S0402</td>
<td>75 pF</td>
<td>2</td>
<td>MURATA</td>
<td>GCM1555C1H750FA16D</td>
</tr>
<tr>
<td>C6, C8, C11, C13</td>
<td>CAP, CER, 1 µF,25 V, X5R, S0402</td>
<td>1 µF</td>
<td>4</td>
<td>MURATA</td>
<td>GRM155R61E105KA12D</td>
</tr>
<tr>
<td>C7, C10</td>
<td>CAP, CER, 100 pF,25 V, NP0, S0402</td>
<td>100 pF</td>
<td>2</td>
<td>AVX Interconnect</td>
<td>04023A101KAT2A</td>
</tr>
<tr>
<td>C9, C12, C14, C15, C16, C17</td>
<td>CAP, CER, 100 nF,16 V, X7R, S0402</td>
<td>100 nF</td>
<td>6</td>
<td>Yageo</td>
<td>CC0402KR7X7R7BB104</td>
</tr>
<tr>
<td>CONN1</td>
<td>Header, 6-way, 2.54 mm</td>
<td>61300611121</td>
<td>1</td>
<td>Wurth Elektronik</td>
<td>61300611121</td>
</tr>
<tr>
<td>R1, R15</td>
<td>RES, SMD, 1 Ω, 0.250 W, 1%, S0603</td>
<td>1 Ω ± 5%</td>
<td>2</td>
<td>ROHM</td>
<td>ESR03EZPJ1R0</td>
</tr>
<tr>
<td>R2, R11, R14</td>
<td>RES, SMD, 100 kΩ, 0.063 W, 1%, S0603</td>
<td>100 kΩ, 1%</td>
<td>3</td>
<td>Yageo / Phycomp</td>
<td>RC0402FR-07100KL</td>
</tr>
<tr>
<td>R3, R5</td>
<td>RES, SMD, 29.4 kΩ, 0.063 W, 1%, S0402</td>
<td>29.4 kΩ, 0.1%</td>
<td>2</td>
<td>Panasonic</td>
<td>ERA2AEB2942X</td>
</tr>
<tr>
<td>R4, R8</td>
<td>Not Installed</td>
<td>NA</td>
<td>2</td>
<td>Panasonic</td>
<td>ERJ2RF49R9X</td>
</tr>
<tr>
<td>R6, R9</td>
<td>RES, SMD, 49.9 Ω, 0.063 W, 1%, S0402</td>
<td>49.9 Ω, 1%</td>
<td>2</td>
<td>Panasonic</td>
<td>CMP0603AFX-10R0ELF</td>
</tr>
<tr>
<td>R7, R13</td>
<td>RES, SMD, 1 Ω, 0.250 W, 1%, S0603</td>
<td>10 Ω, 1%</td>
<td>2</td>
<td>BOURNS</td>
<td>ERJ2EG0R00X</td>
</tr>
<tr>
<td>R10, R12</td>
<td>RES, SMD, 0 Ω, 0.063 W, S0402</td>
<td>0 Ω</td>
<td>2</td>
<td>Panasonic</td>
<td>ERJ2EG0R00X</td>
</tr>
<tr>
<td>U1, U2</td>
<td>Single-Channel Isolated GaN FET Driver</td>
<td>AHV85111</td>
<td>2</td>
<td>Allegro MicroSystems</td>
<td>AHV85111KNHTR</td>
</tr>
</tbody>
</table>
Revision History

<table>
<thead>
<tr>
<th>Number</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>–</td>
<td>August 10, 2023</td>
<td>Initial release</td>
</tr>
</tbody>
</table>

Copyright 2023, Allegro MicroSystems.
Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro’s products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro’s product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.