
3957



* Output current rating may be limited by duty cycle, ambient temperature, and heat sinking. Under any set of conditions, do not exceed the specified current rating or a junction temperature of 150°C.

† Per SEMI G42-88 Specification, Thermal Test Board Standardization for Measuring Junctionto-Ambient Thermal Resistance of Semiconductor Packages..

FULL-BRIDGE PWM MICROSTEPPING MOTOR DRIVER

The A3957SLB is designed for driving one winding of a bipolar stepper motor in a microstepping mode. The outputs are rated for continuous output currents to ± 1.5 A and operating voltages to 50 V. Internal pulse-width modulated (PWM) current control combined with an internal four-bit nonlinear digital-to-analog converter allows the motor current to be controlled in full-, half-, quarter-, eighth-, or sixteenth-step (microstepping) modes. Nonlinear increments minimize the number of control lines necessary for microstepping. Microstepping provides for increased step resolution, and reduces torque variations and resonance problems at low speed.

Internal circuitry determines whether the PWM current-control circuitry operates in a slow (recirculating) current-decay mode, fast (regenerative) current-decay mode, or in a mixed current-decay mode in which the off time is divided into a period of fast current decay with the remainder of the fixed off time spent in slow current decay. The combination of user-selectable current-sensing resistor and reference voltage, digitally selected output current ratio; and slow, fast, or mixed current-decay modes provides users with a broad, variable range of motor control.

Internal circuit protection includes thermal shutdown with hysteresis, transient-suppression diodes, and crossover current protection. Special power-up sequencing is not required.

The A3957SLB is supplied in a 24-lead plastic SOIC with copper heatsink tabs. The power tab is at ground potential and needs no electrical isolation.

FEATURES


- ±1.5 A Continuous Output Current
- 50 V Output Voltage Rating
- Internal PWM Current Control
- 4-Bit Non-Linear DAC for 16-Bit Microstepping
- Satlington® Sink Drivers
- Fast, Mixed Fast/Slow, and Slow Current-Decay Modes
- Internal Transient-Suppression Diodes
- Internal Thermal-Shutdown Circuitry
- Crossover-Current and UVLO Protection

Always order by complete part number:

Part Number	Package	R _{0JA}	R _{0JC}	R _{θJT}
A3957SLB	24-lead batwing SOIC	56°C/W	—	6°C/W



FUNCTIONAL BLOCK DIAGRAM





115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1998, 2004 Allegro MicroSystems, Inc.

Table 1 — PHASE Truth Table

PHASE	OUT _A	OUTB
HL	H L	L H

Table 2 — PFD Truth Table

V _{PFD}	Description
≥3.5 V	Slow Current-Decay Mode
1.2 V to 2.9 V	Mixed Current-Decay Mode
≤0.8 V	Fast Current-Decay Mode

Table 3 — DAC Truth Table

	DAC	Data		Current				
D ₃	D ₂	D ₁	D ₀	V _{REF} /V _S				
Н	Н	Н	Н	100	3.00			
Н	Н	Н	L	95.7	3.13			
Н	Н	L	Н	91.3	3.29			
Н	Н	L	L	87.0	3.45			
н	L	Н	Н	82.6	3.64			
Н	L	Н	L	78.3	3.83			
н	L	L	Н	73.9	4.07			
Н	L	L	L	69.6	4.31			
L	Н	Н	Н	60.9	4.93			
L	Н	Н	L	52.2	5.74			
L	Н	L	Н	43.5	6.90			
L	Н	H L		34.8	8.62			
L	L	Н	Н	26.1	11.49			
L	L	Н	L	17.4	17.24			
L	L	L	Х	All Output	outs Disabled			

where $V_S = I_{TRIP} \cdot R_S$. See Applications section.

ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, $V_{BB} = 5$ V to 50 V, $V_{CC} = 4.5$ V to 5.5 V (unless otherwise noted.)

			Limits						
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units			
ower Outputs									
Load Supply Voltage Range	V _{BB}	Operating, I_{OUT} = ±1.5 A, L = 3 mH	V _{cc}	_	50	V			
Output Leakage Current	I _{CEX}	V _{OUT} = V _{BB}	_	<1.0	50	μA			
		V _{OUT} = 0 V		<-1.0	-50	μA			
Output Saturation Voltage (Forward or Reverse Mode)	V _{CE(SAT)}	V_{S} = 1.0 V: Source Driver, I_{OUT} = -0.85 A Source Driver, I_{OUT} = -1.5 A Sink Driver, I_{OUT} = 0.85 A Sink Driver, I_{OUT} = 1.5 A		1.1 1.4 0.5 1.2	1.2 1.5 0.7 1.5				
Sense Current Offset	I _{SO}	$I_{S} - I_{OUT}, I_{OUT} = 850 \text{ mA}, V_{S} = 0 \text{ V}, V_{CC} = 5 \text{ V}$	20	30	40	mA			
Clamp Diode Forward Volt.	V _F	I _F = 0.85 A	_	1.2	1.4	V			
(Sink or Source)		I _F = 1.5 A	_	1.5	1.7	V			
Motor Supply Current	I _{BB(ON)}		_	2.0	4.0	mA			
(No Load)	I _{BB(OFF)}	$D_0 = D_1 = D_2 = D_3 = 0.8 V$	—	1.0	50	μA			
Control Circuitry									
Logic Supply Voltage Range	V _{cc}	Operating	4.5	5.0	5.5	V			
Reference Voltage Range	V _{REF}	Operating	0.5	_	2.5	V			
UVLO Enable Threshold		V_{CC} = 0 \rightarrow 5 V	3.35	3.70	4.05	V			
UVLO Hysteresis			0.25	0.40	0.55	V			
Logic Supply Current	I _{CC(ON)}		_	42	50	mA			
	I _{CC(OFF)}	$D_0 = D_1 = D_2 = D_3 = 0.8 V$	_	14	17	mA			
Logic Input Voltage	V _{IN(1)}		2.0	—	_	V			
	V _{IN(0)}		—	_	0.8	V			
Logic Input Current	I _{IN(1)}	V _{IN} = 2.0 V	—	<1.0	20	μA			
	I _{IN(0)}	V _{IN} = 0.8 V	_	<-2.0	-200	μA			

Continued next page...



ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C, $V_{BB} = 5$ V to 50 V, $V_{CC} = 4.5$ V to 5.5 V (unless otherwise noted.)

				Lin	nits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
ontrol Circuitry (continued)						
Mixed-Decay Comparator	V _{PFD}	Slow Current-Decay Mode	3.5	_	_	V
Trip Points		Mixed Current-Decay Mode	1.2		2.9	V
		Fast Current-Decay Mode			0.8	V
Mixed-Decay Comparator Input Offset Voltage	V _{IO(PFD)}		—	0	±20	mV
Mixed-Decay Comparator Hysteresis	$\Delta V_{IO(PFD)}$		5.0	25	55	mV
Reference Input Current	I _{REF}	V _{REF} = 0 V to 2.5 V			±5.0	μA
Reference Divider Ratio	V _{REF} /V _S	at trip, $D_0 = D_1 = D_2 = D_3 = 2 V$		3.0		_
Digital-to-Analog Converter	—	$1.0 \text{ V} < \text{V}_{\text{REF}} \le 2.5 \text{ V}$			±3.0	%
Accuracy*		$0.5 \text{ V} < \text{V}_{\text{REF}} \le 1.0 \text{ V}$			±4.0	%
Current-Sense Comparator Input Offset Voltage*	V _{IO(S)}	V _{REF} = 0 V	-	±16	_	mV
Step Reference Current Ratio	SRCR	$\begin{array}{l} D_0 = D_1 = D_2 = D_3 = 0.8 \ V \\ D_1 = 2 \ V, \ D_0 = D_2 = D_3 = 0.8 \ V \\ D_0 = D_1 = 2 \ V, \ D_2 = D_3 = 0.8 \ V \\ D_2 = 2 \ V, \ D_0 = D_1 = D_3 = 0.8 \ V \\ D_0 = D_2 = 2 \ V, \ D_1 = D_3 = 0.8 \ V \\ D_1 = D_2 = 2 \ V, \ D_0 = D_3 = 0.8 \ V \\ D_0 = D_1 = D_2 = 2 \ V, \ D_0 = D_3 = 0.8 \ V \\ D_0 = D_1 = D_2 = 2 \ V, \ D_0 = D_3 = 0.8 \ V \\ D_3 = 2 \ V, \ D_0 = D_1 = D_2 = 0.8 \ V \\ D_0 = D_3 = 2 \ V, \ D_1 = D_2 = 0.8 \ V \\ D_0 = D_3 = 2 \ V, \ D_0 = D_2 = 0.8 \ V \\ D_0 = D_1 = D_3 = 2 \ V, \ D_0 = D_2 = 0.8 \ V \\ D_0 = D_1 = D_3 = 2 \ V, \ D_0 = D_1 = 0.8 \ V \\ D_0 = D_1 = D_3 = 2 \ V, \ D_0 = D_1 = 0.8 \ V \\ D_0 = D_2 = D_3 = 2 \ V, \ D_0 = 0.8 \ V \\ D_0 = D_2 = D_3 = 2 \ V, \ D_0 = 0.8 \ V \\ D_1 = D_2 = D_3 = 2 \ V, \ D_0 = 0.8 \ V \\ D_0 = D_1 = D_2 = D_3 = 2 \ V \end{array}$		0 17.4 26.1 34.8 43.5 52.2 60.9 69.6 73.9 78.3 82.6 87.0 91.3 95.7 100		% % % % % % %
Thermal Shutdown Temp.	Тј			165	_	°C
Thermal Shutdown Hyst.	ΔT,		<u> </u>	15		°C

* The total error for the V_{REF}/V_S function is the sum of the D/A error and the current-sense comparator input offset voltage.

Continued next page...

ELECTRICAL CHARACTERISTICS at $T_A = 25\frac{1}{2}$ C, $V_{BB} = 5$ V to 50 V, $V_{CC} = 4.5$ V to 5.5 V (unless otherwise noted.)

				Lin	nits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
AC Timing						
PWM RC Fixed Off-time	t _{OFF RC}	C _T = 470 pF, R _T = 43 ký	18.2	20.2	22.3	μs
PWM Turn-Off Time	t _{PWM(OFF)}	Current-Sense Comparator Trip to Source OFF, I _{OUT} = 100 mA	—	1.0	1.5	μs
		Current-Sense Comparator Trip to Source OFF, I _{OUT} = 1.5 A	—	1.4	2.5	μs
PWM Turn-On Time	t _{PWM(ON)}	I _{RC} Charge ON to Source ON, I _{OUT} = 100 mA	—	0.4	0.7	μs
		I _{RC} Charge ON to Source ON, I _{OUT} = 1.5 A		0.55	0.85	μs
PWM Minimum On Time	t _{ON(min)}	$V_{CC} = 5.0 \text{ V}, \text{ R}_{\text{T}} \bullet 43 \text{ k}\text{y}, \text{ C}_{\text{T}} = 470 \text{ pF}$ $I_{OUT} = 100 \text{ mA}$	1.0	1.6	2.2	μs
Crossover Dead Time	t _{CODT}	1 ký Load to 25 V	0.3	1.5	3.0	μs


The products described here are manufactured under one or more U.S. patents or U.S. patents pending. Satlington® is a registered trademark of Allegro MicroSystems, Inc. (Allegro), and Satlington devices are manufactured under U.S. Patent No. 5,684,427.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.


The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.






Typical Operating Characteristics

Satlington® Sink Driver Saturation Voltage



Clamp Diode Forward Voltage





Terminal Functions

Terminal	Terminal Name	Description
1	NC	No internal connection.
2	PFD	(Percent Fast Decay) The analog input used to set the current-decay mode.
3	REF	(V _{REF}) The voltage at this input (along with the value of R_S and the states of DAC inputs D_0 , D_1 , and D_2) set the peak output current.
4	NC	No internal connection.
5	RC	The parallel combination of external resistor R_T and capacitor C_T set the off time for the PWM current regulator. C_T also sets the blanking time.
6-7	GROUND	Return for the logic supply (V _{CC}) and load supply (V _{BB}); the reference for all voltage measurements.
8	D ₃	(DATA ₃) One of four (MSB) control bits for the internal digital-to-analog converter.
9	LOGIC SUPPLY	(V_{CC}) Supply voltage for the logic circuitry. Typically = 5 V.
10	PHASE	The PHASE input determines the direction of current in the load.
11	D ₂	(DATA ₂) One of four control bits for the internal digital-to-analog converter.
12	NC	No internal connection.
13	D ₁	(DATA ₁) One of four control bits for the internal digital-to-analog converter.
14	NC	No internal connection.
15	OUT _A	One of two output load connections.
16	NC	No internal connection.
17	SENSE	Connection to the sink-transistor emitters. Sense resistor R_S is connected between this point and ground.
18-19	GROUND	Return for the logic supply (V_{CC}) and load supply (V_{BB}); the reference for all voltage measurements.
20	D ₀	(DATA ₀) One of four (LSB) control bits for the internal digital-to-analog converter.
21	NC	No internal connection.
22	OUT _B	One of two output load connections.
23	LOAD SUPPLY	(V _{BB}) Supply voltage for the load.
24	NC	No internal connection.



Functional Description


Two A3957SLB full-bridge PWM microstepping motor drivers are needed to drive the windings of a bipolar stepper motor. Internal pulse-width modulated (PWM) control circuitry regulates each motor winding's current. The peak motor current is set by the value of an external current-sense resistor (R_S), a reference voltage (V_{REF}), and the digital-to-analog converter (DAC) data inputs (D_0 , D_1 , D_2 , and D_3).


To improve motor performance, especially when using sinusoidal current profiles necessary for microstepping, the A3957SLB has three distinct current-decay modes: slow decay, fast decay, and mixed decay.

PHASE Input. The PHASE input controls the direction of current flow in the load (table 1). An internally generated dead time of approximately 1.5 μ s prevents crossover currents that could occur when switching the PHASE input.

DAC Data Inputs (D_0 , D_1 , D_2 , D_3). A non-linear DAC is used to digitally control the output current. The output of the DAC is used to set the trip point of the current-sense comparator. Table 3 shows DAC output voltages for each input condition. When D_1 , D_2 , and D_3 are all logic low, all of the power output transistors are turned off.

Internal PWM Current Control. Each motor driver IC contains an internal fixed off-time PWM current-control circuit that limits the load current to a desired value (I_{TRIP}) . Initially, a diagonal pair of source and sink transistors are enabled and current flows through the motor winding and R_S (figure 1).





When the voltage across the sense resistor equals the DAC output voltage, the current-sense comparator resets the PWM latch, which turns off the source drivers (slow-decay mode) or the sink and source drivers (fast- or mixed-decay mode).

With the DATA input lines tied to V_{CC} , the maximum value of current limiting is set by the selection of R_S and V_{REF} with a transconductance function approximated by:

$$I_{TRIP} \approx V_{REF}/3R_S = I_{OUT} + I_{SO}.$$

where I_{SO} is the sense-current offset due to the base-drive current of the sink transistor (typically 30 mA). The actual peak load current (I_{PEAK}) will be slightly higher than I_{TRIP} due to internal logic and switching delays. The driver(s) remain off for a time period determined by a user-selected external resistor-capacitor combination (R_TC_T). At the end of the fixed off time, the driver(s) are re-enabled, allowing the load current to increase to I_{TRIP} again, maintaining an average load current.

The current-sense comparator has a fixed offset of approximately 16 mV. With $R_S = 0.5 \Omega$, the sense-current offset (I_{SO}) is effectively cancelled ($V_{IO(S)} \approx I_{SO} \bullet R_S$).

The DAC data input lines are used to provide up to eight levels of output current. The internal 4-bit digital-to-analog converter reduces the reference input to the current-sense comparator in precise steps (the step reference current ratio or SRCR) to provide half-step, quarter-step, eighth-step, or "microstepping" load-current levels.

$$I_{TRIP} \approx SRCR \ x \ V_{REF}/3R_S$$

Slow Current-Decay Mode. When $V_{PFD} \ge 3.5$ V, the device is in slow current-decay mode (the source drivers are disabled when the load current reaches I_{TRIP}). During the fixed off time, the load inductance causes the current to recirculate through the motor winding, sink driver, ground clamp diode, and sense resistor (see figure 1). Slow-decay mode produces low ripple current for a given fixed off time (see figure 2). Low ripple current is desirable because the average current in the motor winding is more nearly equal to the desired reference value, resulting in increased motor performance in microstepping applications.

For a given level of ripple current, slow decay affords the lowest PWM frequency, which reduces heating in the motor and driver IC due to a corresponding decrease in hysteretic core losses and switching losses respectively. Slow decay also has the advantage that the PWM load current regulation can follow a more rapidly increasing reference before the PWM frequency drops into the audible range. For these reasons slow-decay mode is typically used as long as good current regulation can be maintained.


Under some circumstances slow-decay mode PWM can fail to maintain good current regulation:

1) The load current will fail to regulate in slow-decay mode due to a sufficiently negative back-EMF voltage in conjunction with the low voltage drop across the load during slow decay recirculation. The negative back-EMF voltage can cause the load current to actually increase during the slow decay off time. A negative back-EMF voltage condition commonly occurs when driving stepping motors because the phase lead of the rotor typically causes the back-EMF voltage to be negative towards the end of each step (see figure 3A).

2) When the desired load current is decreased rapidly, the slow rate of load current decay can prevent the current from following the desired reference value.


3) When the desired load current is set to a very low value, the current-control loop can fail to regulate due to its minimum duty cycle, which is a function of the user-selected value of t_{OFF} and the minimum on-time pulse width $t_{on(min)}$ that occurs each time the PWM latch is reset.

Fast Current-Decay Mode. When $V_{PFD} \le 0.8$ V, the device is in fast current-decay mode (both the sink and source drivers are disabled when the load current reaches I_{TRIP}). During the fixed off time, the load inductance causes the current to flow from ground to the load supply via the motor winding, ground-clamp and flyback diodes (see figure 1). Because the full motor supply voltage is across the load during fast-decay recirculation, the rate of load current decay is rapid, producing a high ripple current for a given fixed off time (see figure 2). This rapid rate of decay allows good current regulation to be maintained at the cost of decreased average current accuracy or increased driver and motor losses.





10






Mixed Current-Decay Mode. If V_{PFD} is between 1.2 V and 2.9 V, the device will be in a mixed current-decay mode. Mixed-decay mode allows the user to achieve good current regulation with a minimum amount of ripple current and motor/ driver losses by selecting the minimum percentage of fast decay required for their application (see also Stepper Motor Applications).

As in fast current-decay mode, mixed-decay starts with the sink and source drivers disabled after the load current reaches I_{TRIP} . When the voltage at the RC terminal decays to a value below V_{PFD} , the sink drivers are re-enabled, placing the device in slow current-decay mode for the remainder of the fixed off time (figure 2). The percentage of fast decay (PFD) is user determined by V_{PFD} or two external resistors.

 $PFD = 100 \ln (0.6[R_1 + R_2]/R_2)$

where



Fixed Off-Time. The internal PWM current-control circuitry uses a one shot to control the time the driver(s) remain(s) off. The one-shot off-time, t_{OFF} , is determined by the selection of an external resistor (R_T) and capacitor (C_T) connected from the RC timing terminal to ground. The off-time, over a range of values of $C_T = 470$ pF to 1500 pF and $R_T = 12$ k Ω to 100 k Ω , is approximated by:

$$t_{OFF} \approx R_T C_T$$
.

When the load current is increasing, but has not yet reached the sense-current comparator threshold (I_{TRIP}), the voltage on the RC terminal is approximately $0.6V_{CC}$. When I_{TRIP} is reached, the PWM latch is reset by the current-sense comparator and the voltage on the RC terminal will decay until it reaches approximately $0.22V_{CC}$. The PWM latch is then set, thereby re-enabling the driver(s) and allowing load current to increase again. The PWM cycle repeats, maintaining the peak load current at the desired value.

With increasing values of t_{OFF} , switching losses will decrease, low-level load-current regulation will improve, EMI will be reduced, the PWM frequency will decrease, and ripple current will increase. A value of t_{OFF} can be chosen for optimization of these parameters. For applications where audible noise is a concern, typical values of t_{OFF} are chosen to be in the range of 15 μ s to 35 μ s.

RC Blanking. In addition to determining the fixed off-time of the PWM control circuit, the C_T component sets the comparator blanking time. This function blanks the output of the current-sense comparator when the outputs are switched by the internal current-control circuitry (or by the PHASE input, or when the device is enabled with the DAC data inputs). The comparator output is blanked to prevent false over-current detections due to reverse recovery currents of the clamp diodes, and/or switching transients related to distributed capacitance in the load.

During internal PWM operation, at the end of the t_{OFF} time, the comparator's output is blanked and C_T begins to be charged from approximately $0.22V_{CC}$ by an internal current source of approximately 1 mA. The comparator output remains blanked until the voltage on C_T reaches approximately $0.6V_{CC}$. The blanking time, t_{BLANK} , can be calculated as:

$$t_{BLANK} = R_T C_T \ln (R_T / [R_T - 3 \text{ k}\Omega]).$$

When a transition of the PHASE input occurs, C_T is discharged to near ground during the crossover delay time (the crossover delay time is present to prevent simultaneous conduction of the source and sink drivers). After the crossover delay, C_T is charged by an internal current source of approximately 1 mA. The comparator output remains blanked until the voltage on C_T reaches approximately 0.6V_{CC}.

Similarly, when the device is disabled, via the DAC data inputs, C_T is discharged to near ground. When the device is reenabled, C_T is charged by an internal current source of approximately 1 mA. The comparator output remains blanked until the voltage on C_T reaches approximately $0.6V_{CC}$. The blanking time, t_{BLANK}' , can be calculated as:


$$t_{BLANK}' \approx 1900 \text{ C}_{\text{T}}.$$

The minimum recommended value for C_T is 470 pF \pm 5%. This value ensures that the blanking time is sufficient to avoid false trips of the comparator under normal operating conditions. For optimal regulation of the load current, this value for C_T is recommended and the value of R_T can be sized to determine t_{OFF} .

Thermal Considerations. Thermal-protection circuitry turns off all output transistors when the junction temperature reaches approximately $+165^{\circ}$ C. This is intended only to protect the device from failures due to excessive junction temperatures and should not imply that output short circuits are permitted. The output transistors are re-enabled when the junction temperature cools to approximately $+150^{\circ}$ C.

Stepper Motor Applications. The A3957SLB is used to optimize performance in microstepping/sinusoidal stepper-

motor drive applications (see figures 4 and 5). When the load current is increasing, the slow current-decay mode is used to limit the switching losses in the driver and iron losses in the motor. This also improves the maximum rate at which the load current can increase (as compared to fast decay) due to the slow rate of decay during t_{OFF} . When the load current is decreasing, the mixed current-decay mode is used to regulate the load current to the desired level. This prevents tailing of the current profile caused by the back-EMF voltage of the stepper motor (see figure 3A).











	Table 4 — Step Sequencing																
Full	1/2	1/4	1/8	¹ /16			Bridg			1			Bridg				Step
	-	Step			PHASEA	D _{3A}	D _{2A}	D _{1A}	D _{0A}	ILOAD A	PHASEB		D _{2B}	D _{1B}	D _{0B}	ILOAD B	angle
1	1	1	1	1 2	H	H H	H	H H	H H	100% 100%	X H	L	L	L	X L	0% 17.4%	0°
			2	3	Н	н	Н	Н	Н	100%	Н	L	L	н	Н	26.1%	
		2	3	4 5	H H	H H	H H	H L	L H	95.7% 91.3%	H H	L	H H	L	L H	34.8% 43.5%	
		2	0	6	Н	н	н	L	L	87.0%	H	Ĺ	Н	ĥ	L	52.2%	
			4	7	Н	Н	L	Н	Н	82.6%	H	L	н	Н	H	60.9%	
	2	3	5	8 9	H	H H	L	H	L	78.3% 73.9%	H	H H	L	L	L	69.6% 73.9%	45°
			•	10	Н	н	L	L	L	69.6%	Н	Н	L	Н	L	78.3%	
			6	11 12	H H	L L	H H	H H	H L	60.9% 52.2%	H H	H H	L H	H L	H L	82.6% 87.0%	
		4	7	13	Н	Ľ	Н	Ľ	Ĥ	43.5%	H	н	Н	L	Ĥ	91.3%	
			8	14 15	H H	L	H	L H	L H	34.8%	H	Н	H H	Н	L H	95.7%	
			0	16	Н	L	L	H	L	26.1% 17.4%	H H	H H	Н	H H	н	100% 100%	
2	3	5	9	17	Х	L	L	L	Х	0%	Н	Н	Н	Н	Н	100%	90°
			10	18 19	L	L	L	H H	L H	-17.4% -26.1%	H H	H H	H H	H H	H H	100% 100%	
				20	L	L	Н	L	L	-34.8%	н	н	Н	н	L	95.7%	
		6	11	21 22	L	L	Н	L	Н	-43.5%	H	Н	Н	L	H	91.3%	
			12	22	L	L L	H H	H H	L H	-52.2% -60.9%	H H	H H	H L	L H	L H	87.0% 82.6%	
		_		24	L	Н	L	L	L	-69.6%	Н	Н	L	Н	L	78.3%	
	4	7	13	25 26	L	H	L	L	HL	-73.9% -78.3%	H	H H	L	L	H	73.9% 69.6%	135°
			14	27	L	H	L	H	Ĥ	-82.6%	H	Ľ	Ĥ	ĥ	Ĥ	60.9%	
		0	45	28	L	Н	Н	L	L	-87.0%	Н	L	Н	Н	L	52.2%	
		8	15	29 30	L	H H	H H	L H	H L	-91.3% -95.7%	H H	L	H H	L	H L	43.5% 34.8%	
			16	31	L	н	н	Н	н	-100%	н	L	L	Н	Н	26.1%	
3	5	9	17	32 33	L	H H	H	H	H H	-100% -100%	H X	L	L	H	L X	17.4% 0%	180°
Ū	U	Ū		34	Ē	н	Н	H	Н	-100%	Ĺ	Ĺ	L	Н	L	-17.4%	100
			18	35 36	L	H H	H H	H H	H L	-100% -95.7%	L	L L	L H	H L	H L	-26.1% -34.8%	
		10	19	37	L	H	H	L	н	-91.3%	L	L	H	L	H	-43.5%	
				38	L	Н	н	L	L	-87.0%	L	L	н	н	L	-52.2%	
			20	39 40	L	H H	L	H H	H L	-82.6% -78.3%	L	L H	H L	H L	H L	-60.9% -69.6%	
	6	11	21	41	L	Н	L	L	Ĥ	-73.9%	Ĺ	Н	L	L	Н	-73.9%	225°
			22	42 43	L	H L	L H	L H	L H	-69.6% -60.9%	L	H H	L L	H H	L H	-78.3% -82.6%	
				44	L	L	Н	Н	L	-52.2%	L	Н	н	L	L	-82.6% -87.0%	
		12	23	45	L	L	Н	L	Н	-43.5%	L	Н	Н	L	Н	-91.3%	
			24	46 47	L	L	H L	L H	L H	-34.8% -26.1%		H H	H H	H H	L H	-95.7% -100%	
	_			48	Ĺ	L	L	Н	L	-17.4%	L	Н	Н	Н	Н	-100%	
4	7	13	25	49 50	X H	L	L	L	X L	0% 17.4%	L	H	H	H	H	-100% -100%	270°
			26	51	H	L	L	H	н	26.1%	L	Н	H	Н	H	-100%	
		14		52	Н	L	Н	L	L	34.8%	L	Н	Н	Н	L	-95.7%	
		14	27	53 54	H H	L	H H	L H	H L	43.5% 52.2%		H H	H H	L	H L	-91.3% -87.0%	
			28	55	Н	L	Н	Ĥ	Н	60.9%	Ĺ	Н	L	Н	Н	-82.6%	
	8	15	29	56 57	H	H H	L	L	L	69.6% 73.9%	L	H	L	H L	L	-78.3% -73.9%	315°
	0	10		58	Н	Н	L	H	L	78.3%	L	Н	L	L	L	-69.6%	515
			30	59	Н	Н	L	Н	Н	82.6%	L	L	Н	Н	Н	-60.9%	
		16	31	60 61	H H	H H	H H	L	L H	87.0% 91.3%		L	H H	H L	L H	-52.2% -43.5%	
				62	Н	н	Н	Н	L	95.7%	Ļ	Ĺ	Н	L	L	-34.8%	
			32	63 64	H H	H H	H H	H H	H H	100% 100%	L	L	L	H H	H L	-26.1% -17.4%	
L				04		11	17	П	п	100%	L L	L	L	17	L	-17.470	

Table 4 — Step Sequencing



NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative
- 3. Webbed lead frame. Leads 4, 5, 12, and 13 are internally one piece.
- 4. Supplied in standard sticks/tubes of 31 devices or add "TR" to part number for tape and reel.

